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Abstract
The work presented in this Ph.D. thesis deals with the development of cantilever
surface stress sensors. The aim is to use this sensor as a biochemical sensor;
small micrometer sized cantilevers have been shown to be sensitive to the surface
stress that is created when molecules adsorb on the surface of the cantilever. The
readout technique for measuring the cantilever bending investigated in this work
is the deformation of an integrated resistor. This deformation creates a resistance
change of the resistor that is a measure of the bending of the cantilever. This
readout technique is believed to be useful for making compact devices with many
cantilevers for the purpose of measuring several biological species simultaneously.
Such a measurement is usually made by inserting the cantilever into the liquid
sample. In order to measure speciﬁc chemical species, the cantilever needs to be
coated with a layer that binds these with a high degree of selectivity to other
chemical components in the sample. A device like this can be thought of as a
candidate for point-of-care analysis, which is diagnostic testing taking place at,
for example, a physician’s oﬃce, directly where the sample is taken.
A cantilever sensor, with polysilicon as the strain gauge material and titanium
silicide as the on-chip wiring, was developed. Both resistors and wiring were en-
capsulated in LPCVD silicon nitride to make eﬃcient protection of the electrical
on-chip circuit against the buﬀer liquid that contains the analytes in biochemical
measurements.
To gain in resolution a new sensor was designed and partially realised, which
features single crystalline silicon strain gauges. Single crystalline silicon makes
more sensitive strain gauges than polysilicon and, at the same time, the elec-
trical noise from a single crystalline silicon resistor is much lower than that of a
polysilicon resistor. The principle resolution limit for a device made by the design
described here should be close to the resolution limit set by thermal mechanical
noise.
A device including an array of cantilevers made entirely in the polymer SU-8
was presented. The integrated strain gauge is made of gold. This presents a po-
tentially cheap device with a processing time much lower than that of comparable
silicon devices.
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Resume´
Denne Ph.D.-afhandling omhandler udviklingen af en sensor til ma˚ling af den
mekaniske spænding, der induceres p˚a overﬂaden af en bjælke ved adsorption af
kemiske komponenter p˚a overﬂaden. Det har vist sig, at bjælker i mikrometer-
størrelsen kan bøjes af disse kraftp˚avirkninger og dermed kan bruges til at de-
tektere de adsorberede komponenter. Udlæsningen af bjælkens bøjning foreg˚ar
ved hjælp af en indbygget ’strain gauge’(elektrisk modstand), hvis modstand æn-
dres, n˚ar den deformeres ved bjælkens udbøjning. Denne udlæsningsmetode vil
kunne bruges i kompakte apparater, der indeholder mange bjælker ved siden af
hinanden, med det forma˚l at kunne ma˚le ﬂere kemiske komponenter samtidigt.
En s˚adan ma˚ling foreg˚ar typisk ved, at bjælken anbringes i den væskeprøve, der
ønskes undersøgt. For at ma˚le et speciﬁkt stof kræves det, at bjælken dækkes
med en overﬂadebelægning, der binder dette stof med stor selektivitet i forhold til
andre kemiske komponenter i prøven. Et apparat som dette kan tænkes anvendt
som et s˚akaldt ’point-of-care’ analyseinstrument, der for eksempel kan anvendes
hos den praktiserende læge, hvor prøver til analyse i stort omfang udtages.
En bjælkesensor med polysilicium strain gauge og titaniumsilicid ledebaner blev
udviklet. Siliciummodstandene og ledebanerne blev indkapslet i LPCVD silici-
umnitrid for at beskytte det elektriske kredløb p˚a komponenten mod den væske,
som indeholder de biologiske komponenter.
For at forbedre opløsningen blev en ny bjælkesensor designet og delvist virkelig-
gjort, hvor strain gaugen blev fremstillet af enkeltkrystallinsk silicium. En strain
gauge udført i enkeltkrystallinsk silicium er mere følsom og samtidig er den elek-
triske støj mindre, end hvis den var udført i polykrystallinsk silicium. I princippet
vil en komponent lavet p˚a denne ma˚de kunne ma˚le mekaniske spændinger med
en opløsning, der er tæt p˚a den teoretiske grænse for opløsningen bestemt af den
termisk inducerede mekaniske støj.
En komponent blev præsenteret, hvor en række bjælker blev fremstillet i det
fotofølsomme plastmateriale SU-8, og hvor den indbyggede strain gauge var lavet
af guld. Denne komponent kan fremstilles ved en hurtigere og enklere procesfølge
end tilsvarende siliciumkomponenter og bliver dermed en potentielt billigere kom-
ponent at fremstille.
iv
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Chapter 1
Introduction
1.1 Cantilever sensors
The use of cantilevers to measure forces dates back to the invention of the atomic
force microscope (AFM) in 1986 by Binnig et al.[1]. The AFM basically consists
of a soft plate or cantilever that is brought in contact with a sample. Figure 1.1
shows a schematic presentation of a generic AFM probe with a tip included at
its apex to improve horizontal resolution. The bending of the cantilever is moni-
tored and in this way the AFM plots the interatomic interaction between the tip
of the AFM probe and the surface of the sample, which is usually interpreted as
a contour plot of the sample. The AFM sensor can scan a sample much like the
Figure 1.1: Schematic presentation of an AFM probe. Typically the sample is placed
on a piezoelectric tube and scanned under the AFM probe.
scanning tunnelling microscope (STM) invented in 1982[2], but contrary to the
STM that can only picture conducting samples, the AFM with its mechanical
interaction can picture both non-conducting and conducting samples. The ﬁrst
AFM probe consisted of a thin metal plate and an STM placed above the plate
measuring the bending. The STM readout tip was a limiting factor for the ﬁrst
AFM as it exerted a high force on the cantilever and a low force is desirable in
order not to damage the pictured sample[3].
Soon after the invention of the AFM micromachining techniques[4] were used to
make cantilevers in materials widely used and investigated in the microelectron-
ics industry like silicon, silicon oxide and silicon nitride[5, 6], making it possible
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to produce small cantilevers with high resonant frequencies - which for example
make them less susceptible to external mechanical noise - at the same time as
having low spring constants.
At the same time new optical readout mechanisms using optical interferome-
try were developed[7] that do not exert any force on the cantilever. Today the
most frequently used readout technique is the laser beam leverage technique pre-
sented by Meyer and Amer in 1988[8] where a laser beam is focused on the back
of the cantilever and the angle of the deﬂected laser beam gives the deﬂection
angle of the cantilever as sketched in ﬁgure 1.2.
Figure 1.2: Schematic presentation of an AFM probe with the laser leverage readout
technique.
In 1991 Tortonese et al. presented the ﬁrst AFM cantilever with piezoresistive
readout[9]. The deformation of a silicon resistor in the cantilever changes its
resistance, and this resistance change is the measure of the bending of the can-
tilever. Other readout mechanisms have been reported[10, 11] but the optical
leverage technique and the piezoresistive readout are by far the most widely used
readout mechanisms.
AFM cantilevers with piezoresistive readout are commercially available from
Veeco Metrology Group[12](Park Scientiﬁc Instruments).
Among groups at universities publishing work on the development of cantilevers
with piezoresistive readout can be mentioned Quate’s[9, 13, 14] and Kenny’s[15,
16, 17] groups at Stanford, Rangelow’s group at the University of Kassel[18, 19,
20], Baltes’s group at ETH Zu¨rich[21, 22], and the Bioprobe project at the Tech-
nical University of Denmark[23, 24, 25].
AFMs are routinely used for picturing solid surfaces and the deﬂection resolu-
tion is around 1 A˚ so atomic resolution is possible[26]. The AFM has proved its
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versatility by being applied to measure a wide variety of solid state matters from
atomically ﬂat graphite[5] to biological samples like DNA strands [27, 28, 29].
The cantilever sensors developed for AFM have been applied and shown capable
of measuring other physical quantities than the force interactions from the AFM
measurements. These include the measurement of temperature changes causing
the cantilever to bend because of the bimorph eﬀect as reported by Gimzewski et
al.[30], the measurement of mass changes obtained through the change in resonant
frequency of a vibrating cantilever caused by the adsorbed mass as reported by
Thundat et al.[31], and surface stress changes typically measured via the bending
as described in the review by Raiteri et al.[32]. The measurement of the latter
two physical quantities has been put to use in a broad ﬁeld that has developed
since the mid nineties and can be described under the headline:
1.2 Chemical and biochemical cantilever based
sensors
Changes in surface stress due to adsorption (of molecules) on cantilevers was
reported by Raiteri et al.[33] and Chen et al.[34] in 1995 and Butt[35] and O’Shea
et al.[36] in 1996, and this showed the potential use of micro cantilevers developed
for AFM as biochemical sensors. Major advantages of the direct detection on the
cantilever are:
- In situ/real time measurements as surface stress develops.
- The possibility of label free detection so that the molecules to be detected
do not need pre-treatments. The requirement for detection is the ability to
make a coating on the cantilever that reacts speciﬁcally with the analyte.
The use of micromachined cantilevers as chemical sensors can be diﬀerentiated
into two branches:
- Dynamic measurements which refer to measurements where mass and sur-
face stress changes due to adsorption are measured via a change in the
resonant frequency of the cantilever.
- Static measurements which refer to measurements of static cantilever de-
ﬂection.
In the following, if nothing else is stated, the readout technique is the optical
leverage technique.
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1.2.1 Dynamic measurements
The measurements by Chen et al.[34] were made on resonating cantilevers and
showed resonant frequency changes caused both by added mass and by a change
in spring constant during adsorption.
The use of cantilevers as gas sensors has been investigated by several groups.
Combinations of static and dynamic measurements have been used to distinguish
the eﬀects of added mass from the eﬀect of the change in spring constant[37],
and arrays of cantilevers have been applied in order to measure several gases
simultaneously as well as supplying the possibility to compensate for unspeciﬁc
adsorption by subtracting signals from reference cantilevers[38, 39].
Dynamic adsorption measurements are usually done in gaseous environments.
In liquids the damping is higher and thus the frequency resolution is lower.
1.2.2 Static measurements
In liquid systems as met in most micro total analysis systems(  TAS)[40], where
buﬀers are used to sustain the biochemical species, the static deﬂection method
is commonly used.
Adsorption measurements causing a cantilever bending have been reported with
many biological systems. Examples are the detection of the self-assembly of
alkanethiols[41] and the detection of the binding of antibody[42, 43].
More recently the detection of hybridisation of DNA has been reported[44, 45, 46].
Fritz et al. reported that the hybridisation process gave a surface stress signal of
a few mN/m[44].
On cantilever platforms with piezoresistive readout the detection of alcohol in
water[47] and the detection of the immobilisation of single stranded DNA has
been reported[48, 49].
The application of static deﬂection measurements is not exclusively used in liq-
uids, and the detection of alcohol vapors absorbed on polymer coated cantilevers
has been reported by Baller et al.[50] using optical readout and Jensenius et
al.[51] using piezoresistive readout. As a commercial example Hygrometrix[52]
produces a humidity sensor with a polymer coated cantilever and piezoresistive
readout.
The general trend for the biochemical sensors has been toward the integration
of many cantilevers in arrays to facilitate simultaneous measurements of many
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biochemical species, and also the importance of using reference cantilevers to
subtract unspeciﬁc signals is stressed in several articles[38, 44, 46, 48, 43, 53].
1.3 The Bioprobe project
The cantilever activities that preceded the Bioprobe project at the Technical
University of Denmark1 was the work on AFM cantilevers started by Boisen
in 1994[54] and since 1997 the focus has been on developing cantilevers with
integrated piezoresistive readout[55]. In 1999 the Bioprobe project was started
with the goal of developing cantilever sensors with integrated readout for the use
as biochemical sensors. The conviction is that the integrated readout scheme
using piezoresistors has some advantages when compared to the more frequently
used optical leverage detection method:
- The readout system is much more compact which facilitates the use in large
arrays.
- The readout scheme is not aﬀected by the optical properties of the liquids in
the system e.g. whether the liquid is opaque or the refractive index changes
during measurements.
The use of piezoresistive readout, however, introduces some technological diﬃcul-
ties. For one thing, part of the electrical measurement circuit, i.e. the piezoresis-
tor, has to be put into for example biological buﬀers containing salts and therefore
needs shielding. Additionally, the piezoresistor introduces electrical noise in the
measurement system that often exceeds the noise from pure thermal mechanical
vibrations of the cantilever[56, 57].
1.3.1 Overview of thesis
There are two main goals for this project. One major goal is to make cantilever
sensors with piezoresistive readout that are optimised for measuring surface stress
in biochemical applications. Most such measurements will take place in liquids,
and since the Bioprobe project uses the integrated readout scheme, the sensors
will have on-chip electrical wiring and resistors. As a consequence of this, the
other major goal is to make a cantilever chip that can operate in liquids, and thus
includes a protection scheme for wiring and resistors that oﬀers a good diﬀusion
barrier as well as good electrical insulation. Three diﬀerent sensors have been
realised
- one with polysilicon resistors and titanium silicide wiring
1At the Department of Micro and Nanotechnology (MIC), http://www.mic.dtu.dk
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- one with single crystalline silicon resistors encapsulated in LPCVD silicon
nitride
- and one with an array of cantilevers in polymer with gold strain gauges
each of them requiring their own theoretical treatment for optimising the sensi-
tivity.
This thesis does not focus on the practical application of the cantilever sensor
in biochemical measurements. The noise levels, the sensitivities and the derived
resolutions obtainable only refer to the inherent noise in the cantilever sensor
itself. For considerations on noise and sensitivities in a full biochemical measure-
ment setup including lock-in ampliﬁer and mechanical noise from e.g. pumps in
the liquid circuit, and for the investigation of speciﬁc biochemical applications, I
would like to refer to the work of Rodolphe Marie, who has been doing his Ph.D.
in the Bioprobe project simultaneously with the work described in the present
thesis.
Outline of chapters
Chapter 2 gives a general description of the cantilever sensor developed in the
Bioprobe project. This is followed by the suggestion for a new wiring and encap-
sulation scheme for the Bioprobe chip.
Chapter 3 deals with the mechanics of cantilevers. The design of the cantilever
chip with piezoresistors is presented. The strain in the piezoresistor as a function
of loading is investigated and theoretical expressions for sensitivity and resolution
are derived.
Chapter 4 describes tests with producing, contacting and encapsulating titanium
silicide wiring and high doped silicon wiring.
Chapter 5 describes the design, fabrication and testing of cantilever sensors with
polysilicon piezoresistors.
Chapter 6 describes the ﬁrst generation of a new surface stress sensor devel-
oped on an silicon on insulator (SOI) substrate. In this design the piezoresistors
are made of single crystalline silicon to improve the sensitivity and resolution
obtainable with the sensor.
Chapter 7 describes the development of a new cantilever platform made in the
epoxy-based photoresist SU-8 with integrated metal strain gauge readout. The
platform includes an array of cantilevers integrated in a micro liquid system.
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Chapter 8 gives the main conclusions of the work presented in this thesis.
Appendix A lists the conference and journal papers that have been made during
the course of this project.
Appendix B gives the detailed process sequence for the 1st generation polysil-
icon sensor.
Appendix C includes the mask set for the 2nd generation polysilicon sensor.
Appendix D gives the detailed process sequences for the 1st generation polysili-
con sensor.
Appendix E gives the detailed process sequence for the 3rd generation polysilicon
sensor.
Appendix F gives the detailed process sequence for diﬀerent high doped sili-
con wiring schemes.
Appendix G gives the detailed process sequence for the SOI sensor.
Chapter 2
Design of the Bioprobe cantilever
sensor
Before going into detail with the theory and the preliminary processing tests,
which are the topics of the next two chapters, a general description of the can-
tilever sensor is needed. The piezoresistive readout and the design and layout of
the on-chip resistors are described in chapter 3. As mentioned in the introduc-
tion a sensor which works in liquid is required. For this the silicon piezoresistor is
encapsulated in low pressure chemical vapor deposition (LPCVD) silicon nitride,
which both acts as a good electrical insulator and is considered to be a good
diﬀusion barrier. The cantilever is sketched in ﬁgure 2.1. Chromium/gold has
Figure 2.1: Schematic drawing of the Bioprobe cantilever sensor. It consists of a
piezoresistive polysilicon resistor encapsulated in silicon nitride.
been the preferred choice for the on-chip wiring that contacts the piezoresistor.
In this design the resistor is protected but a coating is needed to protect the
wires on the chip. One solution used extensively in the Bioprobe group has been
to coat the wires with either a vacuum wax[47, 58, 49] or a UV-glue, as shown in
ﬁgure 2.2(a). This is a single chip coating process made by hand and it is time
consuming and obviously has an alignment precision much inferior to that of
lithography. In a more recent approach that can be used on the chips as a wafer
9
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Figure 2.2: Schematic view of coating with glue or wax in ﬁgure (a) and with SU-8
in ﬁgure (b).
scale protection of the wiring, a thick layer of the photoresist SU-8[59] covers the
metal wires[57]. The SU-8 is spun and patterned to make the top part of a ﬂow
channel at the same time as protecting the wires from the liquid, as sketched in
ﬁgure 2.2(b). This is done after the cantilevers have been released by etching
the bulk silicon under the cantilever, and the method can only be used on chips
where the cantilevers are released from the front of the wafer, so that it is possible
to spin the resist on the wafer. One problem with this coating has been to make
the SU-8 adhere so well to the surface that liquid does not penetrate under the
SU-8 causing a short circuit or an electrochemical etch of the metal wiring.
2.1 New wiring scheme
To solve the shortcomings of the above mentioned coating methods, it will be
tried in this work to make the on-chip wiring compatible with the LPCVD sil-
icon nitride coating process so that resistors and wiring are coated in the same
process step. This excludes the use of commonly used metal wirings such as gold
and aluminum, as they are not stable at the high temperatures in the LPCVD
process of around 800◦C. Lower temperature (300◦C) plasma enhanced chemical
vapor deposition (PECVD) coatings are available but they do not have the ex-
cellent step coverage of the LPCVD process nor do they have as high a chemical
resistance as LPCVD silicon nitride.
A suitable solution is to make the wiring of highly doped silicon. The advan-
tage of this method is that there are no compatibility issues. The disadvantage
is that silicon has a much higher resistivity than the usual metal wiring, and
thus introduces a larger series resistance to the piezoresistors, which in turn will
decrease the sensitivity of the sensor.
Titanium silicide is chosen, as the candidate for the wiring, as it can stand
the high-temperature processing and has a low resistivity. Titanium and silicon
heated to about 800◦C will form a titanium disilicide, TiSi2, with a resistivity of
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Figure 2.3: Schematic view of wiring and resistor. These are typical dimensions and
values for a piezoresistor and its wiring for the cantilever sensors used in the Bioprobe
project. The wires have a length and width of Λ=2 mm and w=100  m. The series
resistance for the wiring, with a resistivity of  and a thickness of t, is Rwiring =  2Λtw .
 [Ω·cm] Rwiring [Ω] Rwiring/Rtotal
Au 2.2·10−6 4.4 1.5 
Si 5·10−3 2000 40 %
TiSi2 20·10−6 40 1.3 %
Table 2.1: Resistances for diﬀerent wirings. For the gold and silicide wiring the
thickness is 0.2  m and for the silicon a thickness of 1  m is used. The silicon is
highly doped polysilicon. The last column gives the relative series resistance of the
wiring in series with a 3 kΩ piezoresistor.
20  Ω·cm[60]. Titanium silicide is stable up to 1500◦C[61] and is therefore easily
compatible with the temperatures in the LPCVD process. Since, moreover, it
has a resistivity that is approximately two orders of magnitude lower than that
of the silicon, it will give a lower series resistance.
As an example to show what is gained by using titanium silicide, a typical chip
used in the Bioprobe project has on-chip leads with a length and width of 2 mm
and 100  m, and the piezoresistor has a resistance of 3 kΩ. This example is
outlined in ﬁgure 2.3. For this chip the series resistances is calculated for gold,
silicon and titanium silicide wiring and the results are shown in table 2.1. To
make a realistic comparison, the thickness of the gold and the silicide wiring is
0.2  m and for the polysilicon wiring the thickness is 1  m. It is seen that even
though the series resistance of the silicide wiring is ten times higher than that
for the gold wiring, the series resistance is still only about 1 % and can to a good
approximation be considered negligible. The silicon wiring has a resistance com-
parable to that of the piezoresistor, almost reducing the sensitivity by a factor of
2.
2.2 Summary
Titanium silicide was introduced as a wiring material that fulﬁls the requirements
of low resistivity and compatibility with the LPCVD silicon nitride coating pro-
cess that is already used to encapsulate the piezoresistors.
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The processing and encapsulation of the wiring will be pursued in chapter 4
and the integration of the new wiring scheme is described in chapter 5.
Chapter 3
Theory
In this chapter the mechanical theory of bending cantilevers will be presented.
The emphasis will be on the analytical expressions needed for designing can-
tilevers for some speciﬁc applications, meaning that this is not a thorough treat-
ment of the mechanics of beams and plates. As will be speciﬁed in the following,
the analytical models will give precise solutions in speciﬁc limits of the parameter
space, but cannot be expected to give exact solutions if used generally. The two
diﬀerent applications of the cantilevers dealt with here will be the original use
of micro cantilevers as force or deﬂection sensors, known from AFM, and then
the use of micro cantilevers in biosensing where isotropic surface stresses are en-
countered. The objective is to obtain design parameters for the cantilever based
sensor with piezoresistive readout.
3.1 Cantilevers
Two of the important characteristics of cantilevers are the resonant frequency
and the spring constant. In the following the spring constant and the resonant
frequency will be derived for a rectangular cantilever with length L, width w and
thickness t.
The deﬂection u of a cantilever is given by[62]
d2u
dx2
= −M
EI
(3.1-1)
where M is the bending moment, E is Young’s modulus, and I is the cross
sectional area moment of inertia. I is given by wt
3
12
for the rectangular cantilever.
The spring constant k assigned to a cantilever is found from Hooke’s law
F = −ku(L) (3.1-2)
where F is a force acting on the cantilever as sketched in ﬁgure 3.1. For this force
13
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Figure 3.1: Force acting on a cantilever.
working on the cantilever, the bending moment M = −F (L − x) and equation
3.1-1 is solved with the clamped beam boundary conditions
u(0) = 0
du
dx
∣∣∣∣
x=0
= 0 (3.1-3)
The solution is
u(x) =
FLx2
2EI
(1− x
3L
) (3.1-4)
and the bending at the apex is then
u(L) =
L3
3EI
F (3.1-5)
and hence the spring constant
k =
3EI
L3
=
Ewt3
4L3
(3.1-6)
The resonant frequency is found by solving the beam equation, balancing bending
and inertial forces, as done by e.g. Sarid[63]:
EI
∂4u
∂x4
+ ρA
∂2u
∂t2
= 0 (3.1-7)
where ρ is the density and A is the cross sectional area of the beam. The beam
equation is solved with the boundary conditions of a clamped beam at x=0 and
a free end at x=L:
u(0) = 0 and
∂u
∂x
∣∣∣∣
x=0
= 0
∂2u
∂x2
∣∣∣∣
x=L
= 0 and
∂3u
∂x3
∣∣∣∣
x=L
= 0 (3.1-8)
This equation has the solution
u(x, t) = u(x) cos(ωnt + θ) (3.1-9)
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with the spatial part
u(x) = (sin cnL+sinh cnL)(cos cnx−cosh cnx)−(cos cnL+cosh cnL)(sin cnx−sinh cnx)
(3.1-10)
where
c4n =
ω2nρA
EI
(3.1-11)
relates the wavenumber cn to the resonant frequency ωn. Applying the boundary
conditions yields the characteristic equation for the allowed wavenumbers
cos(cnL) cosh(cnL) + 1 = 0 (3.1-12)
which solves for
cnL = 1.875, 4.694, 7.855, ... n = 1, 2, 3, ... (3.1-13)
where the solutions represent diﬀerent resonant modes with n = 1 being the
fundamental mode. The resonant frequency f is then
fn =
c2n
2π
√
EI
ρA
(3.1-14)
Substituting for I = wt
3
12
and A = wt
fn =
c2n
4
√
3π
√
Et2
ρ
(3.1-15)
or
fn =
(cnL)
2
2
√
3π
√
k
m
(3.1-16)
where m is the mass ρLwt of the cantilever. Then the resonant frequency for the
fundamental mode can be written
fres = 0.1615
√
E
ρ
t
L2
= 0.3231
√
k
m
(3.1-17)
For a cantilever made of silicon with a Young’s modulus of 170 GPa, a length of
L = 150  m, and a thickness of t = 0.5  m
k = 0.079 N/m and fres = 31 kHz.
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Figure 3.2: Stress σ in thin ﬁlm of thickness h on top of cantilever. The surface
stress σs is introduced as hσ.
The objective of this work is to measure isotropic in-plane stresses, more specif-
ically surface stresses, and an equivalent spring constant can be found for this
case. To illustrate a surface stress, a cantilever consisting of two layers of thick-
ness h and H, with H  h, is considered. The thin layer has an in-plane stress of
σ as outlined in ﬁgure 3.2. In this case there is an in-plane force working around
the neutral axis of the cantilever, but as in the case with the apex force creating
a moment acting around the base of the cantilever, there is still a bending mo-
ment being perpendicular to the plane of the drawing. So, with F = whσ and
M = whσz, where z = −H/2 since H  h, equation 3.1-1 is solved again, and
the deﬂection is now
u(x) =
wHx2
4EI
σs (3.1-18)
where the surface stress is introduced as σs = hσ. This applies for uniaxial
surface stress along the the x-axis, while for the more realistic biaxial stress the
Young’s modulus is replaced with the biaxial modulus E/(1− ν), where ν is the
Poisson’s ratio of the material (see section 3.3). The spring constant for surface
stress kσs is deﬁned from
σs = kσsu(L) (3.1-19)
and is given by
kσs =
4EI
(1− ν)wHL2 =
EH2
(1− ν)3L2 (3.1-20)
Small surface stresses from e.g. hybridisation are on the order of mN/m. For a
cantilever made of silicon and with L = 150  m, w = 50  m and t = 0.5  m the
spring constant kσs is 6.3 · 105 N/m2. With a surface stress of σs = 1 mN/m the
bending is 1.6 nm.
To make a comparison, the bending due to gravity can be found. For a force
per unit length of dF
dx
= ρtwg, where g is the acceleration of gravity, the bending
is given by[64]
u(L) =
ρtwgL4
8EI
=
3ρgL4
2Et2
(3.1-21)
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This yields a bending of 4 A˚ at the apex. So for this example the bending due
to (a small) surface stress is only four times larger than that due to gravity.
3.2 Piezoresistor design
As mentioned in the introduction, the focus of this work is to use piezoresistive
readout, and this section introduces the resistor design.
3.2.1 Piezoresistivity
A piezoresistive material changes its resistance when it is strained. Most materials
will change both cross section and length under load and thus change resistance,
but the resistance change of piezoresistive materials is larger than what can be
accounted for by the geometrical eﬀects. When geometrical eﬀects are omitted,
the relative resistance change for a piezoresistor is written as
∆R
R
= KLεL + KT εT (3.2-1)
where ε is strain and K is the gauge factor of the material. The subscripts L and
T mean longitudinal and transversal with respect to the direction of the current
ﬂowing in the resistor, see ﬁgure 3.3.
Figure 3.3: The longitudinal direction is along the current lines and the transversal
direction is perpendicular to the current lines. The resistor to the right is under
tension.
3.2.2 Geometry of piezoresistors
The basic geometry of the piezoresistors used in the Bioprobe project[55, 24] is
sketched in ﬁgure 3.4 along with the piezoresistor’s placement on the cantilever.
The resistor can be split into two regions: The ’legs’ where the current lines
are assumed to run along the x-direction, and the ’top’ where the current lines
presumably are following the y-direction. From this follows that the strain in the
x-direction is considered as the longitudinal strain component in the legs and the
transversal strain component in the top. Using equation 3.2-1 on the legs and
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Figure 3.4: Geometry of piezoresistor. To the left is shown the piezoresistor placed
on a cantilever. I is the current running through the resistor.
top of the resistor separately, leads to the following relationships
∆R
R
∣∣∣∣
leg
= KLεx + KT εy
∆R
R
∣∣∣∣
top
= KLεy + KT εx (3.2-2)
The total relative resistance change experienced by the resistor is found by weigh-
ing the two contributions by their relative resistances A =
Rleg
Rtotal
and B = Rtop
Rtotal
,
where Rleg is the resistance of the two legs in the resistor
∆R
R
= A
∆R
R
∣∣∣∣
leg
+B
∆R
R
∣∣∣∣
top
= εx(AKL + BKT ) + εy(AKT + BKL) (3.2-3)
A simplifying case could be where the resistance of the top part of the resistor is
negligible compared to the total resistance for example because of the design or
a high doping concentration so that A ≈ 1 and B ≈ 0.
3.3 Diﬀerent strain regimes
The clamping of cantilevers imposes a restriction on one end of the cantilever
beam, but often this restriction is considered negligible - and often justiﬁably so
if the cantilever has a high length to width aspect ratio - and the cantilever is
treated as a ’free’ bending beam. The term beam is used for a cantilever with high
length to width ratio, whereas the term plate will be used for low length to width
ratios, where the clamping plays a dominant role for the bending of the cantilever.
The strain in the cantilever for four scenarios will be shown here and applied
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to the result from section 3.2.2. The scenarios will include strains caused by a
force applied vertically at the apex of the cantilever, which henceforth will be
referred to as an ’apex force’, and they will include strains caused by an in-plane
isotropic stress.
The strain for an elastic isotropic material is given by[62]
εx =
1
E
(σx − ν(σy + σz))
εy =
1
E
(σy − ν(σx + σz)) (3.3-1)
where σ is the stress, E is Young’s modulus, and ν is Poisson’s ratio for the
material. The stress out of the plane of the cantilever σz, see ﬁgure 3.4, is zero
in all cases. The stress in the x direction will be assumed to be known whether
it is in-plane stress or it originates from an apex force.
A: Apex force, beam
Free Poisson contraction is assumed for a beam since L  w. Free Poisson
contraction means that the cantilever is not constraint in the y-direction by the
clamping. With this assumption σy = 0 and from equation 3.3-1 it follows
εx =
σx
E
(3.3-2)
εy = −ν σx
E
(3.3-3)
For this typical AFM case with a long slender beam, it is seen that the strain
component εx along the length axis of the cantilever is the dominant part as
Poisson’s ratio typically will be around 0.25.
B: Apex force, plate
With the plate constriction from L ∼ w, the cantilever will be considered to be
rigidly clamped so that εy = 0 and from equation 3.3-1
σy = νσx (3.3-4)
εx = (1− ν2)σx
E
(3.3-5)
From the deﬁnition above only the strain in the x direction is contributing to the
resistance change. E/(1− ν2) is the so-called plate modulus.
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C: In-plane stress, beam
A uniform in-plane stress, as measured with biosensors, will resolve in σx = σy.
With this constraint we do not get the free Poisson contraction εy = −νεx, which
was found in case A. Rather, the strain in x and y will equal
εx = εy = (1− ν)σx
E
(3.3-6)
meaning that the radius of curvature for the cantilever bending is the same in x
and y. E/(1− ν) is referred to as the biaxial modulus.
D: In-plane stress, plate
With the rigid clamping, as described above, εy = 0. This gives the same solution
as in case B.
A ﬁnite element (FEM) analysis using CoventorWareTM of the stress and the
strain in a simple cantilever has been carried out in order to check the validity of
the above analytical expressions. In ﬁgure 3.5 the longitudinal and the transversal
strains in a cantilever with an in-plane stress are shown. The modelled cantilever
Figure 3.5: Longitudinal(x) and transversal(y) strain in a 1  m thick cantilever with
a 0.1  m thick gold layer on top. The gold has a uniform in-plane tensile stress. The
plots show the strain in the cantilever just below the gold layer. Though the colour
scales are diﬀerent, the strain on the support is zero in both cases. The bending is
exaggerated.
is made of polysilicon and has a length, width and thickness of: L=100  m, w=50
 m and t=1  m. On top of the cantilever is a 0.1  m gold layer with a biax-
ial stress in the xy-plane of 50 MPa. The numerical values for longitudinal and
transversal strain and stress are plotted in ﬁgure 3.6. The values are taken for the
top of the silicon cantilever along the length axis and in the middle of the can-
tilever. The cantilever is clamped at 0  m and the apex of the cantilever is at 100
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Figure 3.6: FEM calculation of stress and strain in a 1  m thick silicon cantilever
with a biaxially stressed 0.1  m gold layer on top. The length and width are 100  m
and 50  m. The plotted values are those found for the strain and the stress in the top of
the silicon below the gold layer. The strain and the stress are plotted along the length
axis with the clamp of the cantilever being at 0  m and the apex of the cantilever
at 100  m. The analytical values are drawn with dotted lines with beam values
(case C) for x≥w/2 and with clamped values (case D) for x<w/2. The analytical
formula is presented in equations 3.6-7 and 3.6-8 on page 30. The longitudinal(x)
and transversal(y) FEM values are converging when moving away from the clamping.
From 50  m the diﬀerence between σx and σy is less than 5 % and the diﬀerence
between εx and εy is less than 10 %.
 m. From 0 to -50  m the strain and the stress in the support structure is shown.
It is clear from the graphs that the assumption of zero transversal strain at
the clamp used in the analytical expressions does not hold. However, it is also
found that for x  w, the analytical beam model ﬁts well to the FEM results,
since the longitudinal and the transversal values are converging.
For both longitudinal strain and stress the FEM values are constant, and hence
not aﬀected by the clamping, for x  1
2
w. For the transversal strain and stress
x  w before the eﬀect of the clamping disappears.
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Sader[65] has investigated the validity of the assumption of ’free’ cantilever bend-
ing with an applied surface stress. The work focused on the eﬀect of the clamping
on deﬂection, slope and curvature of the cantilever, as this is of major interest
when using optical readout, whereas in-plane deformation was not calculated.
From the results it is also seen that the cantilever is aﬀected near the clamping
in an approximate range of 0 < x < w where for example the curvature in the
free bending model is more than 20% oﬀ compared to a ﬁnite element model.
From the results of the FEM analysis it is concluded that for x  w the can-
tilever is, to a good approximation, behaving as a beam. So for L  w the
solution found in case C will be the best approximation to use when optimising
for measuring surface stresses, as most of the cantilever will experience the beam
boundary conditions. This will for example be the case for most cantilevers seen
in the literature. For L  w on the other hand, case D with the plate boundary
conditions will be the appropriate model to use, though in order to get good
quantitative results a FEM analysis is required.
The relative resistance changes - or sensitivities - for the four cases can be found
by inserting εx and εy in equation 3.2-3. The results from this section are sum-
marised in table 3.1.
Table 3.1: Results from case A-D. The relative resistance change is found from
equation 3.2-3.
Case A Case C
Apex force, beam In-plane stress, beam
σx σx
σy = 0 σy = σx
εx =
σx
E
εx =
σx(1−ν)
E
εy =
−νσx
E
εy =
σx(1−ν)
E
∆R
R
= εx[KL(A− νB) + KT (B − νA)] ∆RR = εx[KL + KT ]
Case B Case D
Apex force, plate In-plane stress, plate
σx σx
σy = νσx σy = νσx
εx =
σx(1−ν2)
E
εx =
σx(1−ν2)
E
εy = 0 εy = 0
∆R
R
= εx[AKL + BKT ]
∆R
R
= εx[AKL + BKT ]
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3.4 Minimum detectable signal
In order to estimate the performance of a sensor it is not enough to know the
sensitivity of the sensor; the ﬁgure of merit is the signal to noise ratio. The min-
imum signal that can be measured when allowed for the noise and the sensitivity
of the sensor, i.e. the resolution, will be presented in this section.
3.4.1 Readout principle
The resistance change of the piezoresistor is converted to a voltage change in
a Wheatstone bridge conﬁguration which is outlined in ﬁgure 3.7. The output
Figure 3.7: Basic design of the cantilever chip with four integrated piezoresistors
placed in an on-chip Wheatstone bridge.
voltage from the Wheatstone bridge is
Vout =
1
4
∆R
R
Vin (3.4-1)
where Vin is the supply voltage. The chip has four on-chip piezoresistors two of
which are placed on cantilevers. With this design one of the cantilevers is an
’active’ cantilever reacting with the analyte in the sample, thus measuring the
signal of interest, whereas the other cantilever is ’passive’ and is ﬁltering out the
signals that are identical for both piezoresistors. These signals will for example
include some mechanical noise and resistance changes caused by temperature
drift. The eﬀect of the on-chip Wheatstone bridge and the reference cantilever is
investigated in detail in [23], where it is shown how this conﬁguration reduces drift
by two orders of magnitude compared to a sensor with no reference cantilever.
The eﬀect of this on-chip ﬁltering has been illustrated by Christensen[66] and
is shown in ﬁgure 3.8. The ﬁgure shows the output signal from the Wheatstone
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Figure 3.8: Measurement of the absorption and the desorption of methanol in a
polymer layer on the measurement cantilever[66]. Curve (a) shows the voltage signal
from the measurement cantilever and curve (b) shows the signal from the reference
cantilever. Curve (c) shows the result of subtracting the two signals oﬀ-chip, while
curve (d) shows the on-chip signal from the Wheatstone bridge.
bridge and the separate signals from the measurement cantilever and the reference
cantilever. It is clearly illustrated how the reference cantilever is ﬁltering the
common mode noise for the two cantilevers and thereby reducing the noise on
the measurement signal.
3.4.2 Resolution
The sensitivity when measuring an apex force can be represented by ∆R
R
z−1 and
the sensitivity when measuring a surface stress can equivalently be represented by
∆R
R
σ−1s . They are measures of the relative resistance change per unit bending z or
per unit surface stress σs, respectively. In order to ﬁnd the minimum detectable
bending or surface stress, it is assumed that the minimum detectable output
voltage equals the voltage signal caused by noise Vout min = Vnoise. Then from
equation 3.4-1 the minimum detectable bending zmin and surface stress σs min
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are
zmin =
Vnoise
1
4
(∆R
R
z−1)Vin
(3.4-2)
σs min =
Vnoise
1
4
(∆R
R
σ−1s )Vin
(3.4-3)
These are measures of the resolution of the sensor with respect to bending and
surface stress. The nature of the two diﬀerent scenarios will be expressed through
the dependence of ∆R
R
on the strain and will be investigated in sections 3.5 and
3.6.1.
3.4.3 Noise sources
As for noise sources, only inherent noise in the sensor device is considered.
These noise sources include thermal mechanical noise and the two electrical noise
sources, Johnson noise and 1/f noise.
Johnson noise
Johnson noise is caused by thermal ﬂuctuations of the charge carriers. The John-
son voltage noise of a resistor with resistance R is given by
VJ =
√
4kBTR∆f (3.4-4)
where ∆f is the measured bandwidth, kB is Boltzman’s constant, and T is the
absolute temperature.
1/f noise
1/f noise is electrical noise that falls oﬀ at high frequencies. Hooge et al.[67] has
described a model in which the spectral noise density S is inversely proportional
to the number of carriers N in the resistor
S1/f =
αV 2s
fN
(3.4-5)
where Vs is the applied voltage, α is a material parameter, and f is the frequency.
Harley et al.[15] has used this model on cantilevers with silicon piezoresistors
and conﬁrmed the dependence on the number of charge carriers. The material
parameter α is very dependent on annealing, and for single crystalline silicon the
value will maybe be as low as 10−6 − 10−5[68, 25]. In the work presented later
in this thesis, α values for polysilicon between 9 · 10−4 and 8 · 10−2 depending on
annealing have been found.
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The 1/f voltage noise V1/f in the frequency range fmin to fmax is found from
equation 3.4-5
V1/f =
√
αV 2s
N
ln
(
fmax
fmin
)
(3.4-6)
Thermal vibrational noise
The thermal vibrational noise that is picked up in a piezoresistive AFM cantilever
is described by Hansen et al.[69] in detail. The deﬂection noise zv for the ﬁrst
vibrational mode of the cantilever is approximately[69, 70]
zv ≈
√
kBT
k
(3.4-7)
To ﬁnd the relevance of this noise when piezoresistive readout is used to measure
surface stress, this approximative value for the deﬂection noise is converted to a
surface stress noise σsv as
σsv = kσszv =
2EI
wdL2
zv (3.4-8)
where H/2 from equation 3.1-20 is replaced by d, which is the distance from the
piezoresistor to the neutral plane of the cantilever. If a white noise distribution
is assumed, the noise picked up in the frequency interval ∆f is scaled as
σsv∆f = kσs
√
kBT∆f
kfres
(3.4-9)
This is a worst case value, since the vibration energy will be concentrated around
the resonant frequency. If the frequency distribution of the vibrations is consid-
ered, the oﬀ-resonance deﬂection noise is approximated by[71, 72]
zv ≈
√
2kBT∆ω
πkQωres
(3.4-10)
or a factor (1
2
πQ)−
1
2 lower than the white noise approximation, and it is obvious
that cantilevers with high Q factors will have a low oﬀ-resonance vibration noise.
This thermal noise contribution is dependent on both the geometry and the mea-
sured bandwidth. For the sensors developed in this project, the thermal surface
stress noise is assumed to have no inﬂuence. Even for the SOI sensor presented in
chapter 6, the minimum detectable surface stress is an order of magnitude higher
than the white surface stress noise from equation 3.4-9.
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Total noise
The total noise is averaged as
Vnoise =
√
V 2J + V
2
1/f + V
2
v (3.4-11)
where the last term for the thermal vibrational noise can be omitted for most
situations.
For optical readout the only of the above mentioned noise sources that concerns
the cantilever design is the thermal mechanical noise. In this case a long soft
cantilever gives the highest sensitivity, and the spring constant should be kept
high enough to keep the thermal vibrations under a desired application speciﬁc
minimum. For piezoresistive readout the picture is not as simple, as the electrical
as well as the mechanical properties of the piezoresistor and cantilever inﬂuence
the design and the optimal resolution.
To do an optimisation of the performance of the piezoresistive sensor, the strain
in the piezoresistor has to be found, and this will be dealt with in the following
sections.
3.5 Apex force
In calculating the strain of a piezoresistor in a cantilever with an apex force ap-
plied, it is assumed that we obtain pure bending of the cantilever, thus neglecting
axial elongation. This is the kind of strain an AFM cantilever experiences when
pressed against a surface during scanning. For a beam such as case A in section
3.3, the radius of curvature ρx is given by [62]
1
ρx
=
F (L− x)
EI
(3.5-1)
where F is a force acting on the apex of a cantilever of length L as shown in
ﬁgure 3.9. With the z axis in the same direction as F , the strain is
εx = −z/ρx (3.5-2)
With the origin of the z axis being the neutral plane and d being the distance
from the neutral plane to the resistor, the strain in the resistor is
εx res =
F (L− x)
EI
d (3.5-3)
which averaged over the resistor of length λ sketched in ﬁgure 3.9 gives
ε¯x res =
1
λ
∫ λ
0
F (L− x)d
EI
dx =
F (L− λ
2
)
EI
d (3.5-4)
3.5 Apex force 28
Figure 3.9: Force acting on the apex of a cantilever. λ represents the length of an
integrated piezoresistor.
Figure 3.10: Cross section of cantilever with the i’th layer shaded. hN and hi are
the positions of the neutral plane and the i’th layer, respectively. w is the width of
the cantilever and ti is the thickness of the i’th layer.
For a multilayered cantilever, which almost inevitably will be the case with
piezoresistive readout, the neutral plane hN is found as
hN =
∑
i Eihiti∑
i Eiti
(3.5-5)
where hi is the position, ti is the thickness, and Ei is the Young’s modulus of
the i’th layer, see ﬁgure 3.10. EI for the multilayered cantilever is found from
ΣiEiIi, where Ii is the area moment of inertia for the i’th layer, as described by
Ii =
∫
A
z2dA
=
∫ hi−hN+ti/2
hi−hN−ti/2
z2wdy
=
wt3i
12
+ wti(hi − hN)2 (3.5-6)
where A is the area of the cross section, w is the width of the beam and hi − hN
is the distance between the i’th layer and the neutral plane of the beam.
Now, substituting F by kz in equation 3.5-4 and using table 3.1, it will follow
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that the bending sensitivity is
∆R
R
z−1 =
k(L− λ
2
)d
EI
[KL(A− νB) + KT (B − νA)] (3.5-7)
If the resistance parallel to the length axis of the cantilever dominates so A B
and Poisson contraction is ignored, then the often used description[15, 18, 73]
∆R
R
z−1 =
k(L− λ
2
)d
EI
KL (3.5-8)
of the sensitivity is obtained.
3.6 In-plane stress
The objective in this section is to ﬁnd the strain εx res in the piezoresistor which
can then be inserted in equations 3.2-3 and 3.4-3 to obtain the minimum de-
tectable surface stress. The model is developed by O. Hansen[74] and describes
a multilayered cantilever with built-in stress.
The strain in the cantilever is considered to consist of an axial term ε0 giving
elongation/contraction and a term giving the strain when the cantilever bends
βz (equivalent to equation 3.5-2) so
ε = ε0 + βz (3.6-1)
where z is the distance to the neutral axis of the cantilever. The strain ε equal to
εx used in the previous sections, but since the strain is isotropic in the xy-plane
the subscript is omitted. The stress is then
σ = σi + εYi (3.6-2)
where σi is the built-in stress the i’th layer. Yi is the biaxial modulus Ei/(1 −
νi) for a beam and Yi is the plate modulus Ei/(1 − ν2i ) for a plate following
the discussion in section 3.3. To solve for ε0 and β the following equilibrium
conditions are used
F =
∫
σdz = 0 and M =
∫
zσdz = 0 (3.6-3)
where F and M are the total force and bending moment per unit width, respec-
tively. The origin of the z-axis is the neutral plane of the cantilever. The position
of the top zT of the cantilever is found from
zT =
∑n
i=0 Eitihi∑
i Eiti
, (3.6-4)
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Figure 3.11: Strain distribution through the cantilever.
where ti is the thickness of the i’th layer and hi =
∑i
j=0 tj − ti2 is the distance
from the top of the cantilever to the middle of the i’th layer, see figure 3.11.
Equation 3.6-3 can now be written as the sum of the integration over each layer
F =
n∑
i=0
σiti + ε0
n∑
i=0
Yiti + β
n∑
i=0
Yi
z2iT − z2iB
2
= 0 (3.6-5)
M =
n∑
i=0
σi
z2iT − z2iB
2
+ ε0
n∑
i=0
Yi
z2iT − z2iB
2
+ β
n∑
i=0
Yi
z3iT − z3iB
3
= 0(3.6-6)
where ziT and ziB denotes the top and the bottom of the i’th layer, respectively.
The strain as function of the built-in stress is then
εo = − Σiσiti∑
i Yiti
(3.6-7)
β = −
Σiσiti
(
zT −
∑i
j=0 tj +
ti
2
)
∑
i Yiti
(
(zT −
∑i
j=0 tj +
ti
2
)2 + 1
3
( ti
2
)2
) (3.6-8)
It is evident that the strain is only a function of the materials through Y and of
the thicknesses of the layers, whereas the width and length of the cantilever do
not have an influence on the strain.
3.6.1 Surface stress
The applied in-plane stress considered here will be that caused by a uniform
surface stress on the cantilever. Stresses in all layers except in the top layer will
be discarded, since we are interested in the strain change caused by a surface
3.6 In-plane stress 31
stress and not the ’oﬀ-set’ strain caused by the stress in the cantilever. The
surface stress σs (with the units of N/m) is introduced as σs = σtopttop = 0 as
ttop → 0. With this the expressions for the strain reduces to
εo = − σs∑
i Yiti
(3.6-9)
β = − σszT∑
i Yiti
(
(zT −
∑i
j=0 tj +
ti
2
)2 + 1
3
( ti
2
)2
) (3.6-10)
It can be seen from the strain distribution through the cantilever (ﬁgure 3.11
and the above expression for ε) that the neutral plane in z = 0 deﬁned through
equation 3.6-4 is not strain free when there is a built-in stress (here surface stress)
in the cantilever. Rather, the eﬀective neutral plane shifts away from the surface
with the surface stress.
What this means when designing a cantilever sensitive to measuring surface stress
will be shown next for a case with a simple cantilever geometry.
Surface stress in simple cantilever
The strain in a cantilever consisting of a single layer and with a surface stress on
the top surface is
ε = − σs
Y t
− 6σs
Y t2
z (3.6-11)
The strain at the top surface εT and the strain at the bottom surface εB are then
z = t/2: εT = −4σs
Y t
(3.6-12)
z = −t/2: εB = 2σs
Y t
(3.6-13)
This is illustrated in ﬁgure 3.12. In the ﬁgure it is also shown how the eﬀective
neutral axis is situated 2/3 of the thickness away from the surface instead of 1/2
of the thickness as for the stress free cantilever. The importance of including the
elongation/contraction term ε0 in the expression for the strain is illustrated by
the fact that it constitutes 25 % of the strain at the top surface. In addition, if
this contribution was omitted in a pure bending approximation, the model would
have shown that the strain is symmetric in the cantilever.
For the simple structure the strain at the top surface is twice as high as the strain
at the bottom surface. The general conclusion for any cantilever is that in order
to obtain a large resistance change and thus a high sensitivity, the piezoresistor
should be placed as close to the surface with the applied surface stress as possible.
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Figure 3.12: Strain as a function of position inside simple cantilever with a surface
stress. The surface stress is on the top surface at z = t/2. The eﬀective neutral axis
where ε = 0 is at z = −t/6.
With a surface stress of equal magnitude on both the top and the bottom surface
of the cantilever, the strain in the simple cantilever is
ε = ε0 = −2σs
Y t
(3.6-14)
or half the strain at the top surface with only surface stress on one side. In this
symmetric case the cantilever is only stretched or contracted, but in general the
cantilever will bend.
For the general case, the most sensitive sensor is obtained if measuring diﬀer-
ential stress between the two sides of the cantilever, i.e. in praxis the task will be
to make the molecules of interest bind to one surface, whereas the other surface
in the ideal case should be inert to any binding.
3.7 Summary
In this chapter the design of the silicon piezoresistors used in the Bioprobe project
was presented followed by a description of the readout principle.
Following from this, the diﬀerent strains encountered for cantilever beams and
plates were described, and analytical expressions for the inﬂuence on the sen-
sitivity was calculated. It was justiﬁed with a FEM analysis that the beam
approximation will hold for most cases, but that it is a function of the geometry
through the clamping of the cantilever since for example the strain of a short
piezoresistor placed close to the support is strongly inﬂuenced by the clamp.
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The noise sources inﬂuencing the readout signal were introduced. Together with
the presented derivations of the strain in the piezoresistor as a function of either
a apex force or a surface stress, a description of the minimum detectable signal
from the piezoresistive sensor was found, and this measure of the resolution will
be the basis for optimising the design of the cantilever sensors presented in this
thesis.
To optimise the sensitivity in general, the binding of molecules, and hence the
build-up of a surface stress, should preferably be limited to one surface of the
cantilever, and the piezoresistor should be placed as close to the position of the
surface stress as possible.
Chapter 4
Process optimisation
This chapter will describe the preliminary tests that were made before a complete
process sequence for the sensor could be suggested. The chapter will mainly deal
with the process of making the titanium silicide wiring and the coating hereof,
but it will also contain tests with highly doped silicon wiring.
The test of the quality of the coating on the wires will be that they can stand 20
min in 80◦C KOH. The chips will all go through an etching step in KOH, as the
cantilevers are release-etched in KOH from the back of the wafer. It is estimated
that even with a holder that protects the front of the wafer, the front will be
exposed to the KOH for about 20 min since the etch is not totally uniform over
the wafer. At the same time as being process relevant, the test is also a very
tough test that only allows coatings with good step coverage, good adhesion, and
high chemical durability, such as LPCVD silicon nitride, to pass. After passing
this liquid protection test, the next criterion is that the on-chip electrical circuit,
i.e. the wiring and the resistors, survive the coating process, and can be accessed
by etching contact holes in the coating.
4.1 Titanium silicide
Titanium silicide has been used in the semiconductor industry for making ohmic
contacts and as gates and interconnections[75]. Titanium silicide belongs to a
group of silicides called intermetallic silicides as they have metallic properties.
Among the intermetallic silicides titanium silicide and cobalt silicide have the
lowest resistivities. As titanium moreover is readily available in MIC’s clean-
room, titanium silicide was the ﬁrst choice for making silicide wiring on the
chips. As mentioned in the previous chapter the titanium silicide is stable at
high temperatures and can be coated in an LPCVD process, but this prerequisite
is met by many, if not most, of the intermetallic silicides[75].
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4.1.1 Processing of titanium silicide
The titanium silicide is formed by evaporating a titanium layer on top of a silicon
layer and then heat it by rapid thermal annealing (RTA) in an argon atmosphere.
For the purpose here all silicides were formed on amorphous silicon or polysilicon
on top of either silicon oxide or silicon nitride layers that acts as insulation to
the silicon substrate.
The process sequence is illustrated in ﬁgure 4.1. First a silicon nitride and then an
amorphous silicon is deposited. The silicon is patterned with reactive ion etching
(RIE) and after a short dip in buﬀered hydroﬂuoric acid (BHF) to remove the
native oxide, the titanium layer is deposited. The wafer is put in an RTA oven
Figure 4.1: Process sequence for titanium silicide.
and purged with argon for 10 min before the anneal. If this purging is omitted
a milk-white silicide of poor quality is obtained because of oxidation during the
anneal. In literature the reported anneal temperatures are about 800◦C, but it
was seen from the experiments that much lower nominal temperatures in the
RTA oven were suﬃcient to achieve resistivities at about 20  Ω·cm. This was
attributed to the fact that the optical pyrometer temperature measurement of
the RTA oven is a ’bulk’ measurement giving the temperature of the wafer, and
the silicon/titanium stack is deposited on a thermally insulating layer so the top
thin ﬁlm is warmer than the average temperature of the wafer. As an example
the low resistivity phase was reached at nominally 625◦C, when the silicide was
made on a 4300 A˚ silicon oxide layer.
In the ﬁrst tests with the titanium silicide, the polysilicon was structured on
top of a silicon oxide layer and titanium was then deposited on the wafer. The
titanium then covered the whole wafer during the RTA process. The titanium
on top of silicon will then form titanium silicide and the rest of the titanium
will afterwards be etched away in Piranha1 which does not attack the titanium
silicide. Simple as it is this so called self-aligned process, it was found to have
some drawbacks. In the ﬁrst tests with silicon oxide as the insulator, a line
width degradation of a few  m was observed as shown in ﬁgure 4.2. Silicon is
the interdiﬀusing species when making titanium silicide and silicon diﬀusion was
suspected to cause this eﬀect. No action was taken at this point, because as long
1H2SO4 and H2O2
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Figure 4.2: SEM picture showing a titanium silicide Van der Pauw test structure.
The light grey structure is the titanium silicide and the innermost line shows the
original silicon structure. The white squares are metal contact pads.
as the eﬀect is known it can be accounted for when making the mask lay-out.
When silicon nitride later was used as the insulating layer, because the cantilever
sensor is made of silicon nitride as depicted in ﬁgure 2.1, it was found that the
titanium silicide wires were short circuited. This is probably due to formation of
titanium nitride on the silicon nitride surface. A lift-oﬀ process of the titanium
was introduced to replace the self-aligned process to prevent any reaction between
the titanium and the silicon nitride.
Haken et al.[76] report that annealing in nitrogen will reduce silicon diﬀusion
because nitrogen will diﬀuse into the titanium silicide and form titanium nitride
at the grain boundaries, which reduces the diﬀusion of the silicon. Since the tita-
nium silicide is to be formed on silicon nitride, and the lift-oﬀ process therefore is
necessary, no change in ambient gas in the RTA oven was made since the lift-oﬀ
process also prevents the loss of line width through silicon diﬀusion.
Process limitations
The thickness of the titanium silicide is a limiting factor in the sense that it is not
possible to make arbitrary thick layers. This is due to the large stresses obtained
in titanium silicide, that will make thick layers peal oﬀ. Therefore the thickness
of the silicide is an important parameter to control. And in order to calculate
the resistivity of the titanium silicide, the thickness is also a needed parameter.
The thickness and the stress of the titanium silicide was thus investigated.
The volume fraction between titanium silicide and titanium volT iSi2/volT i is 2.44
(see table 4.1). Secondary ion mass spectroscopy (SIMS) was used for measuring
the actual obtained thickness of the titanium silicide. A test wafer was prepared
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ρ [g/cm3] M [g/mol]
Ti 4.54 48.12
Si 2.33 28.19
and with ρT iSi2 = 4.04 g/cm
3:
Molar volumes [cm3/mol]
Ti Si TiSi2
10.60 12.10 25.87
1 A˚ Ti + 2.28 A˚ Si → 2.44 A˚ TiSi2
Table 4.1: Volume ratios between silicon, titanium and titanium silicide.
with titanium silicide formed directly from the bulk silicon, as an insulating layer
under the silicide could upset the measurement due to charging of the sample.
This also means that the deposited 1000 A˚ thick titanium layer was the limiting
parameter and that a silicide thickness of 2400 A˚ was obtainable in principle.
The thickness of the titanium silicide layer was measured at 1500 A˚ - see ﬁgure
4.3 - i.e. much less than the 2400 A˚. It is assumed that all the titanium silicide
wiring made in this project has this thickness. The resistivities calculated with
this thickness are around 20  Ω·cm in accordance with the value found in the
literature, it would therefore appear that the assumption is sound.
Wafer curvature measurements were made to calculate the stress in the titanium
silicide using Stoney’s equation[77]
σ =
EH2
(1− ν)6Rh (4.1-1)
where H is the wafer thickness, h is the titanium silicide thickness, and R is the
radius of curvature of the wafer. A tensile stress of 1.5 GPa was found. With the
purpose of making cantilevers in mind, the titanium silicide should not be used
on free hanging structures, since the large stress could make them bend, rather
it should be conﬁned to the substrate.
4.1.2 Interfacing titanium silicide and silicon
The design idea is to use the titanium silicide wiring as interconnects for the
silicon piezoresistors on the chip. The piezoresistors are doped with ion implan-
tation and for this reason the eﬀect of implantation on the titanium silicide has
been tested.
Basically two schemes were tested and their process sequences are shown in ﬁg-
ure 4.4. In (A) the implantation with boron is made after the formation of the
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Figure 4.3: SIMS on titanium silicide made from 1000 A˚ of titanium on a silicon
wafer. Calibrations show that 1.5 min corresponds to 1550 A˚. From 1 min to 1.5 min
the count rate for titanium falls almost an order of magnitude, indicating a thickness
of about 1500 A˚ for the titanium silicide layer.
titanium silicide. In (B) the titanium is patterned and works as an implantation
mask, and the titanium silicide is formed after the implantation. Both processes
produced titanium silicide with a low resistivity at around 20  Ω·cm. In process
(A) the resistivity of the titanium silicide increased to 70  Ω·cm but a second
anneal step could restore the resistivity to the pre-anneal value.
The measurement on the test structure revealed that the resistance between the
silicon and the titanium silicide was very high - in the 10-100’s of kΩ range. A
ﬁrst guess was that the silicon near the silicon/silicide interface simply diﬀused
into the silicide making a void at the interface. In a test with thinner titanium
silicide made of 400 A˚ titanium on 2200 A˚ silicon, where the titanium silicide as
a upper limit should have a thickness of less than 1000 A˚, the resistance was still
high. This indicates that the problem more likely is linked to diﬀusion of the
boron.
In the literature the diﬀusion of boron to the silicon/titanium silicide interface
is studied in detail. Kalnitsky et al.[78] report that boron diﬀuses to the sili-
con/silicide interface where titanium boride is formed. The titanium boride layer
and the depletion of the silicon near the interface then account for the high resis-
tance. Choi et al.[79] and Maex[80] report on the same, and Maex shows how the
formation of TiB2 from boron doped silicon and TiSi2 is energetically favorable.
In these articles it is stated that the boron is almost immobile in the silicide.
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Figure 4.4: Implantation tests with titanium silicide.
In (A) a titanium layer is formed so that it partly covers a silicon wire(2). Titanium
silicide is made with an RTA process(3), and implantation with boron is made(4). In
order to restore the low resistivity of the titanium silicide a second RTA is necessary.
In (B) a titanium layer again partly covers a silicon wire(1), and then the implantation
is made(2). The titanium silicide is formed with an RTA process(3).
Both processes give a low resistivity of the titanium silicide of 20  Ω·cm.
Figure 4.5: Process sequence for testing titanium silicide wiring and silicon resistors
made in separate silicon layers.
(1) The titanium silicide wiring is patterned and formed.
(2) LPCVD poly silicon is deposited and implanted with boron.
(3) The silicon resistor is formed with an RIE process.
(4) LPCVD silicon nitride is deposited and an RTA at 900◦C for 60 s is performed to
activate the dopant.
As a last step the top silicon nitride is stripped away in an RIE process with N2 and
CHF3.
Twiford et al.[81] on the other hand claim that the diﬀusion of boron through ti-
tanium silicide is very fast but if a controlled pile-up of dopant near the interface
can be made, the interface contact resistance can be minimised.
Whether it is caused by the formation of titanium boride at the interface or
a fast diﬀusion through the titanium silicide, it seems reasonable that the high
contact resistance is caused by the depletion of dopant near the interface. With
a high contact resistance between the silicon and the titanium silicide, a solution
could be to make a large interface area. This was tried by making the silicon
resistors and the titanium silicide in two silicon layers as sketched in ﬁgure 4.5.
The titanium silicide layer is processed ﬁrst in order to minimise the thermal
budget for the dopant in the silicon. In order to further reduce the thermal bud-
get the dopant is activated by an RTA process in stead of a conventional furnace
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Figure 4.6: Left: Resistance as a function of resistor length λ. Right: Geometry of
resistor.
’No anneal’ means that the only annealing is the deposition of silicon nitride (835◦C
for 40 min).
annealing. The wiring and resistor are coated with an LPCVD silicon nitride
before the RTA and therefore this furnace process is a default annealing for the
dopant activation. The test mask contained resistors of diﬀerent lengths and the
resistance as a function of the resistor length λ is shown in ﬁgure 4.6. The RTA
temperature at 900◦C is the nominal temperature, the real temperature of the
thin ﬁlms is higher. The intersection at λ = 0, Rint, represents the spreading
Wafer Dose [cm−2] RTA Rint [Ω] R [Ω]  [Ω·cm] Rc [Ω] c [Ω·cm2]
#1 5 · 1015 - 932 521 1.3 · 10−2 260 1 · 10−4
#5 5 · 1015 900◦C/60 s 663 312 7.6 · 10−3 254 5 · 10−5
#8 1016 - 630 340 8.2 · 10−3 191 9 · 10−5
#6 1016 900◦C/60 s 398 181 4.3 · 10−3 165 3 · 10−5
#4 1016 1000◦C/60 s 302 108 2.6 · 10−3 163 -
Table 4.2: Sheet resistances R are measured on Van der Pauw structures. The
resistivity  is found from  = Rt, with t=240 nm being the thickness of the silicon.
The contact resistance is found from equation 4.1-2 as Rc = Rint − 1.29R. The spe-
ciﬁc contact resistance c is found from c = RKA, with the resistance RK measured
on Kelvin structures with contact area A.
resistance and the contact resistance at the silicon/wiring interface and the resis-
tance of the top half of the resistor, see ﬁgure 4.6. By ﬁnite element calculations
the spreading resistance from the resistor to the wiring and the resistance of the
4.2 Silicon wiring 41
top half of the resistor is found at 0.69 and 0.60, respectively:
R = R(
λ
w
+ 1.29) + Rc (4.1-2)
where R is the sheet resistance and Rc is the contact resistance. It can be
seen from table 4.1.2 how both resistivity and contact resistance goes down with
increasing doping dose and annealing. From the speciﬁc contact resistance, c, it
can be seen that the eﬀective contact area is something like
c
Rc
≈ 5 · 10
−5 Ω · cm2
200 Ω
= 25  m2. (4.1-3)
A way to increase this eﬀective area is to increase the width, wr, of the resistor
leg. At the same time this will probably lower the spreading resistance at the
contact area.
LPCVD silicon nitride coating
In the above test for contact resistance the wires and resistors were coated with
an LPCVD silicon nitride coating. The silicon nitride is stripped oﬀ in an RIE
process with N2 and CHF3 before measuring the resistances. An increase of the
titanium silicide wiring resistance after the nitride strip of 50 to 100 % was found
to be acceptable since the RIE attacked all of the wire. In a process sequence
with custom made masks, the only titanium silicide that is etched by the RIE is
that at the contact holes.
Other wafers with titanium silicide wiring were coated with LPCVD nitride and
tested with success in 80◦C KOH for 30 min.
4.2 Silicon wiring
Tests with silicon wiring were made along with the tests with the titanium sili-
cide wiring. Three diﬀerent techniques for making high doped silicon wires were
tested:
  Implantation with an ion-implanter.
  In situ doping in an LPCVD furnace.
  Deposition of a highly doped boron-glass layer
The ion implantation technique has a very well controlled implantation dose.
The drawback is that it is a serial time consuming technique. The in situ dop-
ing is faster as the dopant is incorporated in the silicon during deposition. The
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Wiring Anneal wiring resistor
in situ 1000 ◦C/20 min 8.1 · 10−3 7.3 · 10−3
in situ 950 ◦C/1 min 9.5 · 10−3 7.4 · 10−3
implant 835 ◦C/12 min 6.0 · 10−3 16.7 · 10−3
implant 1000 ◦C/20 min 7.1 · 10−3 7.9 · 10−3
boron-glass 835 ◦C/12 min 6.8 · 10−4 -
boron-glass 1000 ◦C/20 min 6.4 · 10−4 -
boron-glass 1000 ◦C/1 min 6.7 · 10−4 -
titanium silicide 950 ◦C/1 min 20 · 10−6
Table 4.3: Tests with silicon wiring. For the in situ wiring 1.1  m of silicon were
deposited. The implanted wires are implanted with 1021 cm−3. The resistors are in
all cases poly silicon with a dopant concentration of 2 ·1020 cm−3. For the boron-glass
process the resistors were shortcircuited by the wiring. The titanium silicide is shown
as a comparison.
boron-glass technique can make much thicker implanted layers than the other two
techniques as it drives the dopant in to the silicon while continuously supplying
new dopant from the glass at the surface of the silicon. The process used here
produced wires with a thickness of 5-7  m.
The process sequences for the tests are in appendix F. The results are summed
in table 4.3. With the test masks the boron-glass processed wires shortcircuited
the resistor because of boron diﬀusion. Nevertheless, this technique can produce
wiring with a resistance comparable to that of titanium silicide since it has a
resistivity that is about a factor of 30 higher than titanium silicide and at the
same time has a thickness that is 30 times bigger. The wires, however, are made
directly in the bulk single crystalline silicon, and this accounts for the very low
resistivity compared to the other silicon wiring techniques. Wiring made in the
bulk silicon is also only isolated with a pn-junction that allows small leak currents
to run.
All the above silicon wires were coated with 500 A˚ silicon nitride before annealing
and subsequently tested in 80◦C KOH for 30 min with no problems.
4.3 Summary
The processing of the titanium silicide wiring was optimised. Silicon diﬀusion
causing line width degradation and titanium nitride formation was prevented by
introducing a lift-oﬀ process for the titanium.
A high contact resistance between the silicon resistor and the titanium silicide
was found. This is probably caused by the diﬀusion of boron to the interface
where it forms titanium boride and thereby creates a depletion of the contact
region below the interface. In order to reduce the contact resistance to an ac-
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ceptable level, the silicide and the resistors need to be made of separate silicon
layers, making it possible to make a large interface area.
It was decided that in order to minimise diﬀusion of boron, the silicide wiring
should be made before the silicon resistors. In another attempt to minimise the
thermal budget RTA was investigated for the activation of the dopant, and it was
found to eﬀectively activate the boron.
The titanium silicide was coated with LPCVD silicon nitride. The silicon nitride
can be removed with an RIE process selectively to the silicide so that contact
holes can be opened in the silicon nitride.
Diﬀerent silicon wire schemes were tested, but only wiring made in the bulk
single crystalline silicon could match the silicide with respect to a low series re-
sistance, and it lacks the eﬃcient insulation of the silicide encapsulated in silicon
nitride.
Chapter 5
Surface stress sensor
This chapter will describe the design, realisation and testing of the cantilever
sensor optimised for use in wet biochemical measurements. This has been an
iterative process with process changes between the diﬀerent batches.
5.1 The 1st generation
The general design is as described in chapter 2 combined with the titanium silicide
wiring, see ﬁgure 5.1. Both titanium silicide wiring and the silicon piezoresistors
Figure 5.1: Design of cantilever sensor with titanium silicide wiring and silicon
piezoresistors encapsulated in silicon nitride. 1) The titanium silicide is formed on top
of the LPCVD silicon nitride that constitutes the bottom layer of the cantilever. 2)
Deposition of LPCVD silicon and subsequent ion implantation. 3) Deﬁning piezore-
sistors with RIE. 4) Deposition of LPCVD silicon nitride. Contact holes opened with
RIE.
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are encapsulated in LPCVD silicon nitride. The cantilevers are released by etch-
ing with KOH from the back of the wafer.
5.1.1 Design optimisation, the 1st generation
The optimal design with regard to the dimensions of the cantilever and piezore-
sistor is found by minimising the minimum detectable surface stress from page
25
σs min =
Vnoise
1
4
(∆R
R
σ−1s )Vin
(5.1-1)
The model for a beam is used as a best approximation, so from table 3.1
∆R
R
= εx[KL + KT ] (5.1-2)
where the strain εx = ε0 + βz is given in section 3.6.1.
The last parameters to determine are the gauge factors. It is not easy quan-
titatively to calibrate with surface stresses, and therefore the bending sensitivity
as described in section 3.5 is used to determine the relation between the strain
and the resistance change. In equation 3.5-7
∆R
R
z−1 ∝ [KL(A− νB) + KT (B − νA)] (5.1-3)
the resistance change as a function of the gauge factors is described for a force
working on the apex of the cantilever. The procedure is then to bend the can-
tilever a known distance z and record the resistance change ∆R/R. With the
approximation that the longitudinal part of the resistance is much larger than
the transversal part (AB) then ∆R/R ∝ KL − νKT . If Poisson contraction
(εT = −νεL) is ignored then ∆R/R ∝ KL. The values found from these tests give
KL = 20− 30 depending on doping concentration and annealing treatments[25],
which are in good agreement with the gauge factors for poly silicon reported in
the literature[82, 83, 84]. Obermeier et al.[82] have tested the longitudinal and
transversal gauge factors for boron doped polysilicon and their results are shown
in ﬁgure 5.2. It is seen that the longitudinal gauge factor is between 20 and
30 and that, for most doping concentrations, the longitudinal gauge factor is 2-3
times larger than the transversal gauge factor. This then support the assumption
that KL − νKT 	 KL.
Taking this assumption one step further it is assumed that the sensitivity to
surface stress in equation 5.1-2 is given by
∆R
R
= εxKL (5.1-4)
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Figure 5.2: Longitudinal and transversal gauge factors for boron doped
polysilicon[82].
Optimised cantilever
The ﬁtting parameters available when minimising σs min are detailed in ﬁgure
5.3. They include the thicknesses of the thin ﬁlms and the dimensions of the
Figure 5.3: Geometry of the cantilever sensor. To the left is shown a cross section
of the cantilever. The metal on top is used for immobilising biological samples. The
dimensions of the cantilever and piezoresistor are shown to the right.
cantilever and resistor. Some of the dimensions are interlinked so that the width
and length of the cantilever are governed by the width and length of the resistor.
This is no simpliﬁcation of the problem since it was shown in the theory that the
strain and thus the sensitivity were not dependent on the length and width of
the cantilever. The thicknesses of the metal layers on top of the cantilever are
ﬁxed. A thin gold layer is typically used for immobilising biological samples. The
parameters used are given in table 5.1. This basically leaves back the six ﬁtting
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K α ∆f Vin 
30 1.4 · 10−3 1-51 Hz 5 V 8 · 10−3 Ω·cm
Material Au Cr Si3N4 Si
E [GPa] 79 279 200 170
ρ [kg/m3] 19231 7190 3100 2330
Table 5.1: Top: Parameters used for the optimisation. The gauge factor, the α-
value[25] and the resistivity are estimated values for polysilicon with a boron dose of
2 · 1020 cm−3. The bandwidth of 1-51 Hz is chosen such that the low frequency 1/f
noise is included.
Bottom: Young’s modulus and density used for the materials.
The metal layers on top of the cantilever are chromium/gold 5 nm/40 nm. For all
layers a Poisson’s ratio of 0.25 is used.
parameters:
tni top, tni bottom, tsi, wr, λ and λt.
As a starting point the dimensions listed below are used:
tni top=100 nm, tni bottom=200 nm, tsi=200 nm,
wr=20  m, λ=100  m and λt=20  m.
In ﬁgures 5.4, 5.5 and 5.6 the variation of σs min is showed as a function of the
six ﬁtting parameters.
σs min is plotted in ﬁgure 5.4(a) as a function of the thickness of the top sili-
con nitride layer. As could be expected from theory the thinner the layer the
better the resolution. The thinner the top silicon nitride layer gets the closer
the silicon resistor is placed to the surface of the cantilever, where the largest
strain is. The thickness of this layer is chosen to have a thickness of 50 nm. In
ﬁgure 5.4(b) σs min is plotted against the thickness of the bottom silicon nitride
layer. σs min is decreasing with a thicker nitride layer as the distance between
the resistor and the neutral plane increases. As the thickness increases this eﬀect
will eventually be counter weighted by the decreasing sensitivity as the cantilever
gets stiﬀer.
In ﬁgure 5.5 σs min is plotted as a function of the thickness and width of the
silicon resistor. Both graphs show that σs min falls as the dimensions of the re-
sistor grows. This is because the 1/f noise is reduced as the number of charge
carriers is increased. For tsi the same eﬀect as for tni bottom applies and the sensi-
tivity will decrease for large thicknesses, which again will lead to a higher σs min.
For the width σs min will continue to fall as wr grows and the width is set to
40  m. This is 2.7 times larger than for the test structures on page 40 and is
expected to decrease the spreading resistance as well as the contact resistance,
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(a) σs min as a function of the
thickness of the top silicon ni-
tride layer.
(b) σs min as a function of the
thickness of the bottom silicon
nitride layer.
Figure 5.4: The minimum detectable surface stress σs min plotted against ﬁtting
variables.
see discussion on results in table 4.6.
Figure 5.6 shows the minimal detectable stress as a function of the length of
the resistor legs λ and the width λt of the top of the resistor. The physical
diﬀerence between Johnson noise and 1/f noise can be seen in the plot of the
resolution as a function of resistor length λ: The Johnson noise increases with
increased resistor length whereas the 1/f noise decreases with increasing resistor
length. For λt goes that the noise is lowered as the height grows. At the same
time the resistance of the top part of the resistor falls and eventually the eﬀect
from this part of the resistor vanishes.
When optimising the parameters in an iterative process it is found that the min-
imum value for σs min is found for λ=1.53 mm, tsi=150 nm and tni bottom=220
nm. λ was then set to 110  m. A cantilever with a length of 1.5 mm would
not ﬁt into a normal micro liquid channel system, and with a spring constant of
around 10−4 N/m it would probably be very susceptible to noise and ﬂuctuations
in the liquid ﬂow. A new optimisation gave the same values for tni bottom and tsi
as the sensitivity is not changed with the length of the cantilever, increasing λ
only decreases the 1/f noise. With these dimensions
tni top=50 nm, tni bottom=220 nm, tsi=150 nm,
wr=40  m, λ=110  m and λt=40  m
the expected performance of the sensor is listed in table 5.2. The resolution is
close to 1 mN/m which in principle suﬃces to measure hybridisation signals as
for example reported by Fritz et al.[44].
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(a) σs min as a function of the
thickness of the silicon piezore-
sistor.
(b) σs min as a function of the
the width of the piezoresistor.
Figure 5.5: The minimum detectable surface stress σs min plotted against ﬁtting
variables.
k [N/m] f [kHz] σs min [N/m]
∆R
R
σ−1s [(N/m)−1]
0.11 20 8.0 · 10−4 5.7 · 10−4
Table 5.2: The calculated performance of the cantilever stress sensor.
Mask layout
The masks designed for the cantilever sensor are shown in ﬁgure 5.7.
Mask (a) deﬁnes the wiring in the polysilicon.
Mask (b) is the titanium lift-oﬀ mask for the wiring.
Mask (c) is a mask for implanting the top part of the resistor with a higher
dopant concentration than the rest of the silicon resistor.
Mask (d) deﬁnes the silicon piezoresistors. The overlap between the silicon and
the underlying titanium silicide is 300  m×800  m.
Mask (e) deﬁnes the contact holes and the cantilever.
Mask (f) is for patterning metal contacts on the contact holes.
Finally, mask (g) is deﬁning the etch mask on the back of the wafer. The small
’arms’ on the mask are holding the chips together in a grid when the wafer is
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(a) σs min as a function of the
length of the legs of the piezore-
sistor.
(b) σs min as a function of the
width of the top of the piezore-
sistor.
Figure 5.6: The minimum detectable surface stress σs min plotted against ﬁtting
variables.
etched in KOH. After the KOH etch the chips can be taken manually by breaking
the arms[54].
5.1.2 Realisation of the 1st generation
The process sequence for the cantilever sensor is described here. A speciﬁc
process sequence with e.g. baking times and process recipes is to be found in
appendix B.
The processing is sketched schematically in ﬁgure 5.8. The wafers are 4” double
sided polished 350  m thick silicon wafers.
In the ﬁrst step a low stress silicon rich LPCVD silicon nitride is deposited(ﬁgure
a) followed by an LPCVD silicon layer for the wiring (ﬁgure b).
Next, the wiring is formed. The titanium silicide is made of 800 A˚ titanium
deposited on top of 2200 A˚ amorphous silicon. The silicon is patterned with a
wet etch with selectivity to the silicon nitride, which is important since this layer
deﬁnes the bottom silicon nitride in the cantilever and the thickness is important
with regard to the performance of the sensor (ﬁgure c). A titanium layer is pat-
terned on top of the silicon wires with a lift-oﬀ process (ﬁgure d), and annealed
in an RTA process to form the titanium silicide (ﬁgure e). Remaining titanium
is etched in piranha.
For the piezoresistors an LPCVD polysilicon layer is deposited(ﬁgure f), ion im-
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Figure 5.7: Mask set. Not depicted here is the mask for deﬁning the metal layer on
the cantilever.
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Figure 5.8: Process sequence.
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Figure 5.9: Optical images from process. A: After the deﬁnition of the resistors with
RIE. B: 50 nm of silicon nitride deposited on the wafer. C: Deﬁnition of the cantilever
and body of the chip with RIE. D: Zoom-in on resistor from ﬁgure C.
5.1 The 1st generation 54
Figure 5.10: Chips after KOH etch. Left: the two cantilevers and the overlap
area between titanium silicide and silicon which has been damaged visibly. Right:
The cantilever with the thin Cr/Au metal layer on top bends more than the other
cantilever. The length of the cantilevers is 150  m.
planted with boron to obtain a dopant concentration of 2 · 1020 cm−3 (ﬁgure g)
and patterned in an RIE process (ﬁgure h). An optical image of the resistors
after the RIE is detailed in ﬁgure 5.9A.
The whole structure is covered with low stress LPCVD silicon nitride (ﬁgure
i and optical image in ﬁgure 5.9B). The activation of the boron is done in an
RTA process at 900◦C for 1 minute.
The cantilever and the contact holes for the wiring are made in an RIE pro-
cess in a CHF3/N2 plasma (ﬁgure j and optical images in ﬁgure 5.9 C and D).
A 5 nm chromium/40 nm gold layer is formed on the cantilever in a lift-oﬀ process
(ﬁgure k). This layer can later be used for immobilisation of speciﬁc molecules. 10
nm chromium/200 nm gold contacts are similarly patterned with lift-oﬀ (ﬁgure l).
In the last process step the cantilevers are released in KOH (ﬁgure m). The
wafer is placed in a holder that protects the front of the wafer against the KOH
until the wafer is etched all the way through.
5.1.3 Evaluation of the 1st generation
After the release etch in KOH, the wiring was attacked. Figure 5.10 shows pic-
tures of the cantilevers, and it is seen on the left picture how the contact pads
between silicide and silicon are damaged. In ﬁgure 5.11 it can be seen how the
titanium silicide wiring is etched under the silicon nitride. It can be seen how
the edges of the titanium silicide wiring (in-set lower right) are attacked. In the
overlap area between the silicon and the titanium silicide it looks as if a lot of
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Figure 5.11: Chip after KOH etch. The wires have a width of 300  m.
small holes are etched in the silicon. On the silicon resistors, however, no attack
of the silicon is observed. This shows that the quality of the silicon nitride is
good enough to stand the KOH, and it also shows that the problem lies in the
combination of the titanium silicide and the silicon nitride.
For this reason it was not possible to test the sensors, and further testing was
needed.
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5.2 The 2nd generation
The wiring on the chips in the 1st generation failed to stand the KOH etch. The
problem was localised to the sandwich of the titanium silicide wiring and the
silicon nitride coating. The titanium silicide wiring and the coating hereof was
therefore subject to further testing.
5.2.1 Process optimisation of coating
The titanium silicide wiring with a coating of LPCVD silicon nitride had been
tested successfully in KOH during the initial process optimisation. The reason for
failing on the real chip must be the heat treatment the chips are subjected to after
the deposition of the silicon nitride in order to activate the dopant in the resistors.
It was an RTA for 60 s at 900◦C, which is the nominal temperature, so the real
temperature of the top layers are probably around 1000◦C. The thermal expansion
coeﬃcients of the titanium silicide (12.5 ppm/◦C[85]) and the silicon nitride (3.2
ppm/◦C[85]) have a large mismatch of about 9 ppm/◦C as compared to the
mismatch of 0.5-1 ppm/◦C between silicon and silicon nitride. This mismatch in
thermal expansion has probably created small cracks in the silicon nitride during
the RTA activation of the boron.
Eﬀect of RTA on coating
This hypothesis was tested on a set of wafers with titanium silicide wiring coated
with either 500 A˚ or 1000 A˚ of silicon nitride. On these wafers the titanium sili-
cide was formed in an RTA at 775◦C for 60 s and then coated with silicon nitride.
The wafers were cut in half and half the wafer was then annealed at 1000◦C for
60 s while the other half was a reference which was not annealed. The wafers
were subsequently immersed in 80◦C KOH for 30 min. An example of one of the
test wafers is shown in ﬁgure 5.12. The tests showed generally that the 1000 A˚
Figure 5.12: Titanium silicide coated with LPCVD silicon nitride after 30 min in
80◦C KOH. Left: Annealed with RTA 1000◦C/60s. Right: No extra anneal.
coating protected somewhat better than the 500 A˚ coating, but that the decisive
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factor was whether the chips had been annealed or not. The yield of the coating
was ∼100 % without the annealing and between 0 and 20 % with the annealing.
During the above tests the surface roughness of the titanium silicide wiring be-
fore the deposition of silicon nitride, after the deposition of silicon nitride and
after the test in KOH was measured with a surface proﬁlometer. They showed a
peak-peak roughness of only 20 A˚ of the titanium silicide before the silicon nitride
deposition and a peak-peak roughness of >100 A˚ was seen after the deposition.
This could either indicate that the titanium silicide is not fully reacted to the
ﬁnal phase before the silicon nitride deposition or that the titanium silicide is
etched by the gases in the furnace.
Two new test series emerged from this ﬁrst one:
- Use a longer annealing when forming the titanium silicide to ensure that
the titanium silicide formation process has stopped.
- Use a furnace annealing instead of the RTA to minimise thermal chock
between titanium silicide and silicon nitride
Eﬀect of prolonged RTA
In this test the RTA for formation of the titanium silicide of 775◦C for 1 min
was followed by a 2nd RTA. One set was annealed for extra 3 min at 775◦C and
another set was annealed an extra minute at 1000◦C. After that the wafers were
coated with 500 A˚ silicon nitride, and half a wafer was annealed at 1000◦C for 1
minute before they were tested in KOH. Figure 5.13 shows an example of a chip
annealed a total of 4 min at 775◦C before the silicon nitride deposition. For both
Figure 5.13: Titanium silicide coated with LPCVD silicon nitride after 30 min in
80◦C KOH. Left: Annealed with RTA 1000◦C/60 s. Right: No extra anneal.
RTA treatments, the extra annealing did not show any improvement in yield.
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Eﬀect of furnace annealing on coating
Wafers with titanium silicide wiring and a 500 A˚ silicon nitride coating were
annealed at 1000◦C for 20 min in a normal furnace, where the thermal shock of
the titanium silicide/silicon nitride sandwich should be minimal compared to the
RTA. Samples after the test in KOH are shown in ﬁgure 5.14. They show that
Figure 5.14: Titanium silicide coated with LPCVD silicon nitride after 30 min in
80◦C KOH. Left: no extra anneal. Right: furnace anneal 1000◦C/20 min.
even though the coating does not peal of as spectacularly as with the RTAs, the
wires are heavily attacked under the coating, and generally the furnace anneal
did not produce a yield noticeably better than the RTA.
Two-layer silicon nitride coating
Since the titanium silicide/silicon nitride stack is so sensitive to annealing treat-
ments, is was found that a two-step coating of the wiring was necessary. This
would be a thin layer of silicon nitride over the titanium silicide and silicon dur-
ing the RTA activation of the dopant to prevent out-diﬀusion of boron and to
prevent oxidation on the surfaces. After the anneal a new silicon nitride layer is
deposited to close possible cracks in the coating.
This procedure was tested and optimised with a ﬁrst layer of silicon nitride of 200
A˚, a 1 min RTA and a ﬁnal 300 A˚ layer of silicon nitride. This coating proved
capable of withstanding the KOH test.
5.2.2 Design optimisation, the 2nd generation
For this 2nd batch it was decided to run a reference batch of chips with gold
wiring that could be used as a comparison for the chips with titanium silicide
wiring. In this way the sensitivity of the piezoresistors could be measured even
if the titanium silicide wiring should fail. For this reason an already existing
mask set was used[86]. In this mask set the contact pads and the contact holes
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Figure 5.15: Schematic drawing of resistor and contact pads.
are placed more than 100  m from the edge of the chip, see ﬁgure 5.15. The
reasoning is that when using a metal wiring, a manual post processing coating
consisting of UV glue is applied, and in order to coat the wires without coating
the cantilevers, the metal wires has to be placed a distance away from the edge
of the chip.
For the same reason, the only optimisation it was possible to do was on the
thicknesses of the thin ﬁlms in the cantilever, as the 2D geometry is ﬁxed by the
masks.
Optimised cantilever
The dimensions of the cantilever and resistors given from the masks are
wr=20  m, λ=110  m and λt=40  m.
Another resistor length of λ=80  m is also on the mask, but the presented per-
formance data is for the long resistor. The main diﬀerences between these masks
and the masks used for the 1st generation are: (1) the width of the wires is
smaller, 100  m as compared to 300  m, and (2) the contact area between wiring
and piezoresistor is smaller, 70  m×70  m as compared to 300  m×800  m.
The parameters used for the optimisation are very similar to the ones used in the
1st generation, the only diﬀerence being a higher concentration of dopant. The
parameters are listed in table 5.3. The optimisation result is also very similar to
K α ∆f Vin 
30 1.4 · 10−3 1-51 Hz 5 V 6 · 10−3 Ω·cm
Table 5.3: Parameters used for the optimisation. The resistivity is estimated for a
boron dose of 3 · 1020 cm−3.
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the previous owing to the fact that only the thickness of the cantilever determines
the sensitivity of the probe:
tni top=50 nm, tni bottom=211 nm and tsi=147 nm
The expected performance is listed in table 5.4. Notice the sensitivity ∆R
R
σ−1s
k [N/m] f [kHz] σs min [N/m]
∆R
R
σ−1s [(N/m)−1]
0.04 17 1.1 · 10−3 4.8 · 10−4
Table 5.4: The calculated performance of the cantilever stress sensor.
which is noticeably smaller than the 5.7 · 10−4 (N/m)−1 obtained for the 1st gen-
eration chips. This is due to the ’dead’ series resistance in the long silicon contact
wires (110  m×95  m) that amounts to ∼15 % of the total resistance and hence
reduces the sensitivity by 15 %.
The layout for the masks can be found in appendix C.
5.2.3 Realisation of the 2nd generation
The processing is similar to the 1st batch except for the two layers of silicon
nitride. The RTA activation of the boron dopant between the two silicon nitride
depositions was 900◦C for 1 min.
For the chips with gold wiring, the silicon was coated with 500 A˚ of silicon
nitride and furnace annealed at 1100◦C for 20 min. The process sequence for the
chips with gold wiring is sketched in ﬁgure 5.16. A detailed process sequence for
both processes can be found in appendix D.
5.2.4 Evaluation of the 2nd generation
In ﬁgure 5.17 chips with titanium silicide wiring are shown. The left optical
picture shows the chip just before the release etch in KOH and the right SEM
picture shows the released cantilevers.
In the following the chips are characterised in order to ﬁnd the resistivity and
gauge factor of the polysilicon. Next, the noise spectrum is measured so that the
noise in a measurement can be calculated. When having measured these param-
eters, the sensitivity and resolution of the surface stress sensor is calculated.
The thicknesses of the thin ﬁlms obtained during the processing are:
tni top=54 nm, tni bottom=220 nm and tsi=150 nm
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Figure 5.16: Process sequence for chips with gold wiring.
Figure 5.17: Left: Optical image of chip with titanium silicide wiring just before the
KOH etch. The cantilever to the left is coated with a 40 nm gold layer. Right: SEM
image of the released cantilevers after the KOH etch.
Chips with gold wiring
Resistivity
The resistance for the two diﬀerent resistor lengths for the gold wire chip are
plotted in ﬁgure 5.18. The resistivity of the silicon is 6.7 · 10−3 Ω·cm. The total
5.2 The 2nd generation 62
Figure 5.18: Resistance as a function of resistor length 2λ. The cut-oﬀ resistance at
2λ = 0 is 2.0 kΩ. The slope is 22 Ω/  m corresponding to a resistivity of 6.7 · 10−3
Ω·cm.
measured resistance is
Rtotal = Rtop + Rlegs(2λ) + Rseries
= Rtop + 
2λ
wrtsi
+ 
2 · 110  m
tsi · 95  m
(5.2-1)
Rseries is the resistance of the silicon contact wires sketched in ﬁgure 5.15. The
cut-oﬀ resistance of 2.0 kΩ is Rtop+Rseries and with the above resistivity Rseries=1 kΩ
and hence 1 kΩ can be attributed to Rtop, while R2λ=4.9 kΩ for λ=110  m. The
reason why it is interesting to ﬁnd out which resistance can be attributed to the
diﬀerent parts of the resistor and wiring is that the size of the passive part of the
resistor, Rseries, is inﬂuencing the sensitivity of the sensor.
Gauge factor
The gauge factor is measured as described in section 5.1.1. A sharp needle
mounted on a micromanipulator contacts the apex and bends the cantilever while
the resistance change of the silicon resistor is monitored. Measurements are shown
in ﬁgure 5.19. From section 3.5
∆R
R
z−1 	 k(L−
λ
2
)d
EI
KL (5.2-2)
Only the legs and the top of the resistor contributes to the sensitivity, and if these
together are labelled ’active’, then the slope of 1.8·10−7 nm−1 found in ﬁgure 5.19
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Figure 5.19: Relative resistance change as a function of bending for λ=110  m. The
graph shows four sensitivity measurements. ∆RR z
−1=1.8·10−7 nm−1 for cantilevers
with a Cr/Au 5 nm/40 nm metal coating on top and 1.9·10−7 nm−1 for the cantilevers
with no metal coating on top.
is actually
∆Ractive
Ractive + Rseries
z−1 =
Ractive
Ractive + Rseries
· ∆Ractive
Ractive
z−1 (5.2-3)
Ractive
Ractive+Rseries
equals 0.86 so that ∆R
R
z−1=1.8·10−7 · (0.86)−1 nm−1. Solving equa-
tion 5.2-2 now yields KL=34.
Noise
The noise spectral density as a function of frequency is measured at diﬀerent
voltages, Vin, and plotted in ﬁgure 5.20. The curves levels at the Johnson noise
spectral density of √
SJ =
√
4kBTR [V/
√
Hz] (5.2-4)
The 1/f noise dominates at low frequencies. The 1/f voltage noise power spectral
density [V2/Hz] is given by[67]
SH =
αV 2in
fN
(5.2-5)
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Figure 5.20: Noise spectral density as a function of frequency for a chip with λ=80
 m. The ﬂat curve corresponds to Vin=0 V and from the bottom and up the next is
for Vin=2 V, then Vin=4 V and Vin=6 V, as the 1/f noise increases with increasing
voltage. The curve with Vin=0 V gives the spectral Johnson noise density	 10−8
V/
√
Hz in accordance with R 	 6 kΩ.
and the total 1/f noise power can be written as the contributions from the top
and legs of the resistor and from the series resistance as
SH =
αV 2
fN 2λ
+
αV 2
fN top
+
αV 2
fN series
=
α
tsin
V 2in
R2total
f−1
(
R22λ
2λwr
+
R2top
λtwt
+
R2series
110  m · 95  m
)
(5.2-6)
where n is the dopant concentration in the silicon. The 1/f voltage noise density√
SH at f = 1 Hz is found from ﬁgure 5.20 and plotted in ﬁgure 5.21 as a function
of Vin.
√
SHf in ﬁgure 5.21 gives the 1/f voltage noise VH through
SH =
C(Vin)
2
f
⇓
V 2H =
∫ fmax
fmin
SHdf = C(Vin)
2 ln
(
fmax
fmin
)
(5.2-7)
where
√
SHf=C(Vin) is the value extracted from ﬁgure 5.21.
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Figure 5.21:
√
SHf for f=1 Hz plotted against applied voltage. The curve gives
an approximate value for the 1/f noise for applied voltages in the range between 2 V
and 6 V. According to theory the 1/f noise is zero at 0 V, which is also seen in the
previous ﬁgure for Vin=0 V.
Knowing the relation between 1/f noise
√
SH and Vin, equation 5.2-6 can be
solved for α:
√
SHf=2.55 · 10−7 V for Vin=5 V and f=1 Hz (from ﬁgure 5.21),
which yields α=9.2 ·10−4. From √SHf=2.55 ·10−7 V it is also found that the 1/f
voltage noise, VH , from 1-51 Hz is 0.5  V. As a comparison the Johnson voltage
noise is
√
4kBTR∆f = 0.08  V, showing how 1/f noise is the dominating noise
source.
Performance data
With the measured material parameters the performance can be calculated again
and the results are listed in table 5.5. The calculated values are close to the
k [N/m] f [kHz] σs min [N/m]
∆R
R
σ−1s [(N/m)−1]
0.06 20 8.7 · 10−4 4.7 · 10−4
Table 5.5: The calculated performance of the cantilever stress sensor with the mea-
sured thin ﬁlm thicknesses tni top=54 nm, tni bottom=220 nm and tsi=150 nm, and
with =6.7 · 10−3 Ω·cm, K=30 and α=9.2 · 10−4.
expected values found in the optimisation. The calculated resolution σs min is
somewhat lower because the 1/f noise of the silicon is lower than expected.
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Figure 5.22: Resistance as a function of resistor length 2λ. The cut-oﬀ resistance at
2λ = 0 is 3.9 kΩ. The slope is 26.7 Ω/  m corresponding to a resistivity of 8.0 · 10−3
Ω·cm.
Titanium silicide wiring chips
Resistivity
The resistance versus resistor length 2λ in ﬁgure 5.22 gives a resistivity for the
silicon of 8.0 · 10−3 Ω·cm. The ’dead’ resistance is 3.9 kΩ. The series resistance
of the silicon wiring can be calculated and it accounts for 1.2 kΩ of the 3.9
kΩ. The last 2.7 kΩ must be attributed to the resistance of the top part of
the resistor, the spreading resistance at the contacts and the contact resistance
between the titanium silicide and the silicon. It is most reasonable to assume
that the resistance of the top part of the resistor scales with the resistivity. The
resistivity is 19 % higher than for the chips with gold wiring, where Rtop was
measured at 1 kΩ. With Rtop now estimated at 1.2 kΩ, the contact resistance
and spreading resistance is then 1.5 kΩ. This indicates that in order to get a lower
series resistance the high annealing temperature and time used for the chips with
gold wiring is needed.
Gauge factor
The measurement for the gauge factor is shown in ﬁgure 5.23. The eﬀective
sensitivity is found to ∆R
R
z−1=1.3·10−7 nm−1. Following the discussion on page
63, the sensitivity of the active resistor is Rtotal
Ractive
=1.39 times larger, giving a gauge
factor of 25.
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Figure 5.23: Relative resistance change as a function of bending for λ=110  m. The
graph shows two measurements. ∆RR z
−1=1.3·10−7 nm−1.
Noise
The voltage noise spectrum is plotted to the left in ﬁgure 5.24. By comparison
with the measurements on the chips with gold wiring, it is seen that the 1/f noise
is higher. The 1/f noise vanishes below 5 kHz for the gold wiring chips whereas it
vanishes between 50 and 100 kHz for the silicide wiring chips. In the plot of the
1/f voltage noise
√
SHf in the righthand graph in ﬁgure 5.24, it can be found that√
SHf=22·10−7 V at an input voltage of 5 V. From this follows from equation
5.2-7 that the 1/f noise from 1-51 Hz is 4.4  V at Vin=5 V. From equation 5.2-6,
an alpha value of 8.3·10−2 is found, which is 90 times higher than for the gold
wiring chips.
The diﬀerence in α values between the two batches must be due to the dif-
ferent annealings of the silicon resistors. The ’gold batch’ resistors were annealed
at 1100◦C/20 min and the ’silicide batch’ at 900◦C/1 min to minimise diﬀusion
of boron. In accordance with this ﬁnding, it has been reported previously by
Vandamme et al.[68] how annealing treatments can reduce α.
Performance data
The data for the surface stress sensor are listed in table 5.6. When compared
to the chip with gold wiring, the sensitivity is 30 % lower because of the larger
series resistance on the silicon/titanium silicide chips. The minimum detectable
surface stress, on the other hand, is more than an order of magnitude higher,
caused mainly by the very high 1/f noise which goes with
√
α.
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Figure 5.24: Left: Voltage noise spectrum (λ=80  m) as a function of frequency.
From bottom to top: Vin=0 V, 2 V, 4 V, and 6 V. Right:
√
SHf for f=1 Hz plotted
against applied voltage. The curve gives an approximate value for the 1/f noise for
applied voltages in the range between 2 V and 6 V.
√
SHf=22·10−7 V for Vin=5 V.
k [N/m] f [kHz] σs min [N/m]
∆R
R
σ−1s [(N/m)−1]
0.06 20 1.0 · 10−2 3.3 · 10−4
Table 5.6: The calculated performance of the cantilever stress sensor with the mea-
sured thin ﬁlm thicknesses tni top=54 nm, tni bottom=220 nm and tsi=150 nm, and
with =8.0 · 10−3 Ω·cm, K=25 and α=8.3 · 10−2.
Initial testing of sensor
The sensor has been operated in a liquid cell where the front part of the chip
with the cantilevers is submersed. The wirebonding to the on-chip wiring is not
in contact with the liquid, as sketched in ﬁgure 5.25. A ﬁrst test was to etch
away the 40 nm gold layer on the measurement cantilever. This measurement
is shown in ﬁgure 5.26. The gold is etched with aqua regia. With the expected
surface stress sensitivity of the sensor, the stress in the gold ﬁlm is estimated at
30 MPa tensile stress, which is a reasonable value.
A test with the immobilisation of single stranded DNA (ssDNA) was performed
in the same liquid cell. The immobilisation signal can be seen in ﬁgure 5.27. The
immobilisation signal corresponds to a surface stress change of ∼0.1 N/m.
5.2.5 Conclusions on the 2nd generation
Two diﬀerent batches of sensors with polysilicon piezoresistors were made and
tested: one with gold wiring where the polysilicon was annealed by a standard
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Figure 5.25: Setup for measurement in liquid cell. Drawing is taken from[87]. At the
upper left the chip is mounted on a ceramic board. In the middle the chip is inserted
into the liquid cell.
Figure 5.26: Etching of a 40 nm gold layer on the measurement cantilever. The gold
is etched with aqua regia. The signal corresponds to the release of a 30 MPa tensile
stress in the gold ﬁlm.
furnace annealing at 1100◦C, and one with titanium silicide wiring where the
polysilicon was annealed by RTA at 900◦C. In terms of activation of the boron
dopant, they showed similar results with the furnace annealed resistors having
a resistivity which is lower by 16 %. A large series resistance on the titanium
silicide/silicon chips made the sensitivity 30 % lower for the RTA processed sen-
sor. However, the masks used for this 2nd generation chips were not optimised
for silicide wiring, and have a contact area between the wiring and the resistor
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Figure 5.27: Immobilisation of ssDNA on the gold layer on the measurement can-
tilever. A 10  M solution is pumped through the cell.
that is only 2 % of the contact area in the masks used for the 1st generation chips.
In terms of noise, the 1/f noise in the furnace annealed silicon is about 9 times
better, which indicates the formation of larger crystals with the furnace anneal-
ing than with the RTA. The resolution is therefore an order of magnitude lower
for the furnace annealed resistors. The RTA was chosen in order to minimise the
diﬀusion of the dopant, since tests had revealed that high annealing temperatures
and long annealing times give a high contact resistance between the silicon and
the titanium silicide. For the same reason, the titanium silicide is formed before
the silicon resistors. The results from these 2nd batch show that in order to get
a low noise and a high resolution, it is necessary to do a furnace annealing of the
resistors. As it furthermore was found for the 1st generation that the titanium
silicide/silicon nitride combination could not stand high annealing temperatures,
the conclusion is that the annealing of the resistors has to be done before the
formation of the titanium silicide wiring.
The chips have also been tested in a wet biochemical measurement setup, and
the immobilisation of ssDNA was detected.
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5.3 The 3rd generation
In the 3rd generation the silicon resistors are deﬁned, implanted and annealed
prior to the formation of the titanium silicide wiring. This will make it possible
to make a high temperature furnace annealing of the resistors before the contacts
between the wiring and the resistors are made.
This also adds the simpliﬁcation to the process that only one silicon nitride
deposition over the titanium silicide wiring is needed.
5.3.1 Design optimisation, the 3rd generation
The optimised dimensions are the same as for the 1st generation chips.
Mask layout
Because of the changed process sequence three new masks are introduced.
The silicon resistors are coated with silicon nitride before the silicon for the sili-
cide wiring is deposited, so an extra mask to open a contact area to the resistors
is introduced.
Two other masks are introduced because the deﬁnition of the probe and the
contact holes to the silicide, mask (e) in ﬁgure 5.7, are done in two diﬀerent
process steps in order to minimise the etch on the silicide contact pads (see sub-
ﬁgures (k) and (l) in the the process sequence).
The rest of the mask set from the 1st generation is reused.
5.3.2 Realisation of 3rd generation
The process sequence is illustrated in ﬁgure 5.28. The processing is described in
detail in appendix E. The process steps pointed out below are those that diﬀers
from the previous process sequence.
In step (d) the wafers are annealed at 1100◦C for 30 min.
In step (h) the silicon wiring is etched in an RIE process and some of the silicon
nitride on top of the resistor is etched. Therefore 400 A˚ of silicon nitride is de-
posited in step (g) - of which some is etched in step (h) - and in step (k) 500 A˚
of silicon nitride is deposited to cover both the wiring and the resistors. These
thicknesses of the silicon nitride layers were chosen to make the process robust,
i.e. not so sensitive to a very precise etch stop, but the price is that the sensors
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Figure 5.28: Process sequence
most likely end up with a top silicon nitride layer of thickness 7-900 A˚, instead of
the 500 A˚ aimed for in the previous processes, at the expense of lost sensitivity.
5.3.3 Evaluation of 3rd generation
The obtained thicknesses of the thin ﬁlms are:
tni top=80 nm, tni bottom=220 nm and tsi=150 nm.
A SEM picture of the ﬁnished chip is detailed in ﬁgure 5.29.
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Figure 5.29: SEM picture showing the chip from the front. The cantilever to the
right is coated with a chromium/gold layer.
Resistivity
As there is only one length of resistor, the resistivity can only be determined
approximately.
First it is assumed that the contact resistance is negligible. Even with the con-
tact resistances found in table 4.1.2 on page 40 of around 200 Ω, this resistance
amounts to less than 5 % of the total resistance of 4.7 kΩ, and with the wider
resistor legs compared to the test structures, the contact resistance is probably
considerably lower.
For the top part of the resistor it is assumed that it has a resistance of twice
that of the nominal resistance,  wt
λttsi
, which was the ﬁnding for the 2nd genera-
tion chips. Rtotal is measured at 4.7 kΩ and the resistivity follows from
 = Rtotal
(
2
wt
λtt
+
2λ
wrt
)−1
= 7.4 · 10−3 Ω · cm (5.3-1)
This is very close to what was expected (it was 6.7·10−3 Ω · cm for the furnace an-
nealed resistors in the 2nd generation). This indicates that the contact resistance
indeed is small compared to the resistance of the piezoresistor.
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k [N/m] f [kHz] σs min [N/m]
∆R
R
σ−1s [(N/m)−1]
0.14 23 8.8 · 10−4 4.6 · 10−4
Table 5.7: The calculated performance of the cantilever stress sensor with the thin
ﬁlm thicknesses: tni top=80 nm, tni bottom=220 nm and tsi=150 nm, and with =7.4 ·
10−3 Ω·cm and K=30. α=9.2 · 10−4 is assumed on the basis of the ﬁnding for the
furnace annealed resistors for the 2nd generation sensors.
Gauge factor
Three diﬀerent measurements of the bending sensitivity are plotted in ﬁgure 5.30.
In average the sensitivities gives a gauge factor of 30, which is what was expected.
Figure 5.30: Relative resistance change as a function of bending(λ=110  m). The
measurements on three cantilevers are plotted. ∆RR z
−1=2.20·10−7 nm−1, 1.81·10−7
nm−1, and 1.74·10−7 nm−1, which corresponds to an eﬀective gauge factor of 30.
Performance data
The performance data are almost identical to those for the 2nd generation chips
with gold wiring. For details see table 5.7.
5.3.4 Conclusions on 3rd generation
For the 3rd generation, the main results are that the silicide wiring is totally
encapsulated in silicon nitride, and that the contact resistance between the silicon
resistors and the silicide wiring is still small, as it was when the titanium silicide
was formed prior to the piezoresistors.
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5.4 Summary
Through three generations of chips, the practical problems of encapsulating the
combined titanium silicide wiring and the boron doped silicon resistors were
discovered and solved in an iterative working process. The problems included
cracking during annealing of the silicon nitride covering the titanium silicide due
to the thermal expansion coeﬃcient mismatch between the two materials. As,
moreover, it was shown that the polysilicon resistors needed a high temperature
furnace annealing to minimise the 1/f noise, it was decided to structure and an-
neal the piezoresistors before the formation of the silicide wiring. Though it is
suspected that diﬀusion of boron to the interface between the titanium silicide
and the silicon resistor causes a high contact resistance, it was shown with the
3rd generation chips that with the two-layer silicon/silicide interface process, the
contact resistance is insigniﬁcant. The resistors and the silicide wires proved to
be fully encapsulated in the silicon nitride.
Chapter 6
SOI surface stress sensor
In this chapter the design and making of a cantilever surface stress sensor made
on a silicon on insulator (SOI) substrate are described. The objective is to make
the piezoresistor of single crystalline silicon, which has a higher gauge factor and
a lower 1/f noise than polysilicon. The alpha value in Hooge’s model for the
1/f noise is typically 3 orders of magnitude higher for polysilicon and amorphous
silicon[88, 89, 25] than for single crystalline silicon[68, 25, 90]. The challenge, and
the reason for not doing this from the beginning, is that it is technologically much
more diﬃcult to make a fully encapsulated piezoresistor on the SOI substrate.
Cantilevers on SOI wafers for the use in AFM were ﬁrst realised in 1991 by
Tortonese et al.[9] in Quate’s group at Stanford. In the Micro Structures & Sen-
sors Laboratory at Stanford and at IBM’s Almaden Research Center, cantilevers
for use in read/write applications with piezoresistors made on SOI substrates
have been made, see e.g. Chui et al.[91] and Ried et al.[92]. Linnemann et al.[18]
presented in 1995 an AFM cantilever made on an SOI substrate with a Wheat-
stone bridge placed on the cantilever. A common thing for these cantilevers has
been that they are only operated in air and feature no encapsulation to make a
dielectric shielding, let alone to protect them in liquid.
6.1 Design of SOI sensor
As for the sensor with polycrystalline silicon, the goal is to encapsulate the re-
sistor in silicon nitride. Several ways to achieve this can be envisioned and three
suggestions are shown in ﬁgures 6.1 A, B and C. The general problem is how to
make the electrical contact pads, as any metallisation in general has to be made
after a high temperature process like the deposition of LPCVD silicon nitride.
In A the cantilever is released by etching anisotropically from the front of the
wafer to a depth of for example 50  m down in the bulk silicon. This is followed
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Figure 6.1: Encapsulated cantilevers on SOI substrate.
Process A: KOH etch from the front. Spinning of resist is possible after the freestand-
ing cantilever is encapsulated in LPCVD silicon nitride.
Process B: The cantilever is encapsulated in LPCVD silicon nitride. Normal resist
spinning is not possible.
Process C: Contact metallisation and metal deposition on the cantilever is done be-
fore the release etch in KOH. The bottom side of the cantilever is then coated with
PECVD silicon nitride.
by an LPCVD deposition of silicon nitride. This process will make it possible to
spin resist on the wafer, after the nitride deposition, in order to deﬁne the metal
wiring.
The processes in B and C include a KOH etch from the back all the way through
the wafer. After the KOH etch it is therefore not possible to spin resist on the
wafer.
In B the cantilever is coated in LPCVD silicon nitride and the metal contacts
can only be made by some kind of shadow masking or spray coated resist, since it
is not possible to spin resist on the wafer after the KOH etch. The advantage is
that all of the structure is coated with LPCVD silicon nitride, but shadow mask-
ing will in general be a tedious and not very precise process and spray coating
equipment is not available at MIC.
In C the top of the resistor is coated with LPCVD silicon nitride, and the metal
contacts and for example a metal layer on the cantilever are formed prior to the
KOH etch. After the release etch, a PECVD silicon nitride is deposited on the
back of the cantilever. The PECVD process is a low temperature process and is
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[10−11 Pa−1]
π11 π12 π44
p-type 6.6 -1.1 138.1
n-type -102.2 53.4 -13.6
Table 6.1: Piezoresistive coeﬃcients for (100) silicon. p-type: 7.8 Ω·cm, n-type: 11.7
Ω·cm[93].
only coating one side of the wafer, and therefore the metallisation can be made
before the deposition. The disadvantage of this process can be the poor step
coverage and the lower quality ﬁlm normally obtained with PECVD compared
to LPCVD.
A process like the one sketched in A was chosen because the resistor will be
coated with LPCVD silicon nitride as the previous polysilicon sensors, and be-
cause a wafer scale lithography patterning of the metal contacts is possible.
6.2 Design optimisation
For single crystalline silicon with its few defects, the piezoresistive properties are
well documented[93, 94], and tabulated values for the piezoresistive coeﬃcients
together with the observations from section 3.3 are the basis for designing the
cantilever sensor on the SOI substrate.
6.2.1 Single crystalline piezoresistor
In table 3.1 on page 22 the sensitivity for a cantilever beam, case C, and a can-
tilever plate, case D, with in-plane isotropic stress is found:
Beam: σx=σy and εx=εy (Case C)
∆R
R
= εx(KL + KT )
Plate: εy=0 ⇒ σy=νσx (Case D)
∆R
R
= εx(AKL + BKT )
In table 6.1 the piezoresistive coeﬃcients for (100) silicon are listed. From these
the longitudinal and the transversal piezoresistive coeﬃcients along [110] direc-
tions are found and listed in table 6.2. These are the interesting directions since
the cantilevers are fabricated on (100) wafers and released with anisotropic etch-
ing with the cantilever placed along the [110] direction. The gauge factors are
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[10−11 Pa−1]
πL πT KL KT
p-type 72 -66 122 -112
n-type -31 -18 -52 -30
Table 6.2: Longitudinal and transversal piezoresistive coeﬃcients for the [110] direc-
tions on (100) silicon.
πL = 12 (π11 + π12 + π44) and πT =
1
2 (π11 + π12 − π44).
K = πE, E110=170 GPa.
calculated with a Young’s modulus of 170 GPa. The gauge factor is depen-
dent on both temperature and dopant concentration and this is illustrated from
the work of Kanda[95] in ﬁgure 6.2. The piezoresistive coeﬃcients in tables 6.1
and 6.2 are room temperature values for a low doping concentration, where the
maximum piezoresistive values are obtained. The model by Kanda predicts the
piezoresistive coeﬃcient as a function of higher doping levels and as a function
of temperature. Kanda calculates a pre-factor P (N, T ), which is plotted in the
graphs in ﬁgure 6.2, which gives the piezoresistive coeﬃcient for varying doping
levels N and temperatures T as a function of the piezoresistive coeﬃcients found
at low doping levels and room temperature so that
π(N, T ) = P (N, T ) · π(300 K) (6.2-1)
The calculations below are all done with the maximum values for the piezoresis-
tive coeﬃcients.
For the beam, case C
∆R
R
= εx(KL + KT )
= Eεx(πL + πT )
[10−11 Pa−1]
πL + πT KL + KT
p-type 6 10
n-type -49 -82
It follows that n-type silicon will give a much larger sensitivity than p-type silicon,
because the eﬀective gauge factor is the sum of the longitudinal and transversal
gauge factors. The eﬀective gauge factor is 8 times larger for n-type silicon than
for p-type silicon.
For case D, with the plate constriction, the solution is dependent on the ge-
ometry and resistivity of the resistor through A and B, where A=
Rlegs(2λ)
Rtotal
and
B= Rtop
Rtotal
:
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Figure 6.2: Pre-factor P used in π(N,T )=P (N,T )π(300K) from Kanda[95]. P is
plotted as a function of temperature and dopant concentration for p-type silicon (top)
and for n-type silicon (bottom).
A = 1 :
∆R
R
= εxKL
B = 1 :
∆R
R
= εxKT
A = B :
∆R
R
=
1
2
εx(KL + KT )
Eﬀective gauge factor
A=1 B=1 A=B
p-type 122 -112 5
n-type -52 -30 -41
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In the extreme cases where either A=1 or B=1, p-type will be the most sensitive
solution, whereas in the case with A=B, n-type will be the most sensitive. So for
a short cantilever (or resistor), the speciﬁc design of the piezoresistor will decide
the preferred type of dopant. In general it can be seen that if both resistor com-
ponents along and perpendicular to the length axis of the cantilever contribute,
the n-type silicon will be the safe choice.
The most sensitive sensors should in principle be obtained with p-type silicon
for a plate with either AB (Keﬀective=122) or BA (Keﬀective=-112). How-
ever, other design issues might come into play, as already mentioned in the above
paragraph. The piezoresistors can of course be designed so that either resistors
experiencing longitudinal or transversal strain dominates, and this piezoresistor
can be placed near the clamping of the cantilever, but as it was seen from the
FEM analysis in section 3.3, the strain component perpendicular to the length
axis is not zero at the clamping, and this non-zero strain will lower the eﬀective
sensitivity of the p-type resistor.
Kassegne et al.[96] have previously reported on the optimisation of a cantilever
sensor with single crystalline silicon optimised for measuring surface stress. They
worked with ﬁnite element modelling to ﬁnd the optimum placement and design
of the piezoresistor. Their model, however, was limited to work for p-type sili-
con, and could as such not be used to say whether p- or n-type silicon gives the
best sensitivity. Their result for the p-type silicon was that the resistor should
be placed as close to the clamping as possible. This follows the ﬁndings from
this section, since placing the resistor close to the clamping means that it is con-
stricted like in the plate case, and the calculations above clearly showed that for
p-type silicon, the sensitivity is much higher for a plate than for a beam.
The masks for the cantilever sensor are presented in the following section. The
design of the cantilevers and resistors made on the SOI substrate follows the de-
sign for the cantilevers with polysilicon resistors, with a resistor that covers all of
the cantilever length, and the best approximation is again to treat the cantilever
as a beam since the length to width ratio is close to 4. Accordingly, the resistors
will be of the n-type implanted with phosphorous.
6.3 Realisation
The sensor is made on an existing mask set[57] for convenience, since all the
masks developed previously during this project have been for making cantilevers
that are released from the back of the wafer in KOH. The mask set deﬁnes 2
times 5 cantilevers placed opposite each other in a channel as illustrated in the
top left corner of ﬁgure 6.3. The channel is etched from the front with KOH until
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the cantilevers are totally released, which with the cantilever width of 34  m was
found to be achieved with a channel depth of roughly 50  m.
However, initial tests showed that it was very diﬃcult to achieve an eﬃcient
resist coating near the edges of the etched channels, which again made it very
diﬃcult to deﬁne the electrical metal wiring after the KOH etch. Therefore a
modiﬁed mask set was made, where the contact holes were pulled almost 300  m
away from the edge of the channel. This proved a downside of this process, which
is that actual resist patterning on and close to the cantilevers with standard resist
is very diﬃcult. The deﬁnition of the metal wiring on the chip will be an etching
process, and since it is a ’subtractive’ process, the fact that most cantilevers are
not coated with resist is not a problem.
6.3.1 Mask layout
The masks for the SOI cantilever sensor are shown in ﬁgure 6.3.
Mask (1) deﬁnes the piezoresistors and the contact pads in the silicon. The sep-
aration between the two legs of the resistors of 2  m can not be seen on the ﬁgure.
Mask (2) is an implantation mask that allows the top of the resistor and the
contact pads to be implanted with a higher concentration than the rest of the
resistor. It is a reminiscence of the old masks that the top of the resistor is heav-
ily implanted, as this part contributes to the resistance change in the same way
as the legs of the resistor. On the other hand, if the series resistance of the top
of the resistor is very low, it does not have a signiﬁcant inﬂuence on the sensitivity.
Mask (3) deﬁnes contact holes to make contact between the contact pads and
the metal wiring.
Mask (4) is for the channel and the cantilever geometry.
Mask (5) is the mask for deﬁning the metal wiring.
Figure 6.4 depicts a close-up of the masks that deﬁne the cantilever and the
resistor. The silicon contact pads on the chip have a width of 100  m and the
distance from the channel to the contact holes is 285  m.
6.3.2 Process sequence I
The process sequence for the processing of the SOI chips is sketched in ﬁgure 6.5.
SOI wafers with a buried oxide layer of 4000 A˚ and a top layer of 2150 A˚ silicon
were used. A detailed process description can be found in appendix G. After
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Figure 6.3: Masks for the SOI chip. The whole chip, which includes ten cantilevers
in a channel, is shown in the upper left corner. The whole chip has the dimensions of
6.1×6.1 mm and the width of the channel is 400  m. In each of the subﬁgures 1-5 is
shown a zoom-in on the central channel part of the masks deﬁning the sensor.
the oxide strip in diagram (g) in ﬁgure 6.5 the cantilevers bent downwards and
stuck to the bottom of the channel as detailed in the SEM picture in ﬁgure 6.6.
The stress levels in the silicon and silicon oxide layers on the SOI wafers are not
known, but if typical values of σSi=10 MPa and σSiO2=-300 MPa along with the
measured stress of 620 MPa in the deposited silicon nitride are used, an estimate
of the bending of the cantilever can be made. The radius of curvature R of a
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Figure 6.4: Resistor and contact pads for the SOI chip. The dimensions are wr=16
 m, λ=106  m, wt=34  m and λt=16  m. To the right is a schematic drawing of
the resistor(length λ), the silicon contact legs(285×100  m2) and contact holes(60×60
 m2).
Figure 6.5: Process sequence for the SOI chip.
cantilever with in-plane stress was given as β=1/R in equation 3.6-8
β = −
Σiσiti
(
zT −
∑i
j=0 tj +
ti
2
)
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i Yiti
(
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j=0 tj +
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2
)2 + 1
3
( ti
2
)2
) (6.3-1)
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Figure 6.6: Cantilevers sticking to the bottom of the channel. The channel height
and width are 50  m and 400  m.
The bending u of a cantilever of length L is then
u =
1− cos(βL)
β
	 1
2
βL2 (6.3-2)
The bending is calculated at +37  m before the oxide strip, ﬁgure 6.5(f), and
-55  m after the oxide strip in ﬁgure 6.5(g). This underlines the importance
of controlling the bending of the cantilever during processing, and a modiﬁed
process sequence was developed as a result of these ﬁndings.
6.3.3 Process sequence II
For the second batch of SOI chips, the modiﬁed process sequence is given in ﬁgure
6.7 alongside the estimated bendings u of the cantilever during processing. The
main diﬀerence to the previous process is that the buried oxide is left, between
step (f) and (g), before the deposition of the LPCVD silicon nitride. Only step
(h) looks critical with a bending downwards of 26  m, but since it is a dry etching
process, the risk of the cantilever sticking to the bottom of the channel is minimal
compared to a wet process, where capillary forces could pull the cantilever down.
Again a detailed process sequence can be found in appendix G, but the basic
process steps are described below:
a Figure 6.7(a) depicts the formation of 4000 A˚ silicon oxide and the deposi-
tion of 2200 A˚ LPCVD silicon on standard wafers that are processed along
with the SOI wafers as test wafers.
b The resistors are formed with RIE through the silicon and silicon ox-
ide(mask (1)) followed by an ion implantation of phosphorus of 6.5 · 1014
cm−2 to achieve a dopant concentration of 3 · 1019 cm−3. With mask (2)
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Figure 6.7: Modiﬁed process sequence for the SOI chip.
The bendings of the apex of the cantilever are estimated from equation 6.3-2 with
σSi=10 MPa, σSiO2=-300 MPa and σSi3N4=620 MPa:
uﬁg f=37  m, uﬁg g=5  m, uﬁg h=-26  m and uﬁg i=-4  m.
to shield the legs of the resistor, the rest of the wafer is implanted with
3.3 · 1015 cm−2, so the total dose in the contact pads and top of the resistor
is 6 times higher than in the legs of the resistor.
c A 1000 A˚ thick LPCVD silicon nitride layer is deposited. This is twice as
thick as in process I in order to prevent the cantilever from bending down
in the channel.
d Contact holes to the contact pads are opened with RIE using mask (3).
e 4000 A˚ of LPCVD TEOS (silicon oxide) is deposited and the wafers are
annealed to activate the dopant. This TEOS layer is a sacriﬁcial layer that
serves two purposes: it protects the contact holes to the resistors during
the KOH etch in step (f) and it acts as an etch stop layer for the RIE of
the silicon nitride on top of the cantilever in step (h). The cantilevers and
the channel are deﬁned with mask (4) using RIE.
f The cantilevers are released in KOH by etching the channel structure in the
bulk silicon. The channel depth is 50  m.
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Silicon nitride(top) 100 nm
Silicon 215 nm
Silicon oxide 300 nm
Silicon nitride 206 nm
Table 6.3: Thickness of the thin ﬁlms in the cantilever.
g A 1600 A˚ LPCVD silicon nitride layer is deposited. The thickness is chosen
larger than the layer deposited in step (c) in order to keep the silicon resistor
well above the neutral axis.
h The silicon nitride is etched selectively on top of the cantilever with an
anisotropic RIE. The reason for etching the silicon nitride on top of the
cantilever is to maximise the sensitivity of the sensor by moving the silicon
resistor as far away from the neutral axis as possible.
i The silicon oxide is stripped in BHF.
j Titanium and gold layers are deposited and the wiring (mask (5)) is formed
by etching of the metals.
During all of the process steps with released cantilevers, the cantilevers bend
upwards, and no cantilevers stuck to the bottom of the channel. A mass ﬂow
controller for the silicon nitride furnace was changed shortly before the depo-
sition of the silicon nitride in step (g) and a lower stress in this silicon nitride
accounts for a smaller bending downwards than anticipated in steps (h) and (i).
The chips are separated by dicing the wafer.
The thicknesses of the thin ﬁlms in the cantilever sensor are given in table 6.3.
The thickness of the thin ﬁlms have been measured during processing. However,
the thickness of the buried oxide after the KOH (step f in ﬁgure 6.5) is only esti-
mated from an etch rate of the silicon oxide of 20 A˚/min which gives a reduction
of the silicon oxide thickness of ≈100 nm.
Figure 6.8 shows SEM pictures of the ﬁnished cantilevers. The cantilevers are
seen to bend 20-30  m upwards which is not supposed to give any problems when
using the cantilevers in a micro ﬂuidic system.
6.4 Evaluation
As for the chips with polysilicon resistors, the SOI chips are characterised so an
estimate of the performance of the sensor can be given.
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Figure 6.8: SEM pictures of cantilevers on the SOI substrate.
6.4.1 Resistivity
The total resistance of the resistor is 2.4 kΩ. The contact pads and the top of the
resistor, see ﬁgure 6.4, have a higher phosphorous concentration than the legs,
and if a resistivity 5 times lower than that for the legs is assumed, the resistivity
 of the resistor legs is found from
Rtotal = Rsi contact pads + R2·top + R2λ
=
2
tsi
(
1
5
285  m
100  m
+
1
5
34  m
16  m
+
106  m
16  m
)
=
2
215 nm
7.63
⇓
 = 3.4 · 10−3 Ω · cm (6.4-1)
where a resistance of twice the nominal resistance of the top of the resistor is
used.
6.4.2 Gauge factor
The bending sensitivity ∆R/R · z−1 is recorded in ﬁgure 6.9. The eﬀective gauge
factor for the bending sensitivity is found from
∆R
R
= εx[KL(A− νB) + KT (B − νA)] (6.4-2)
given in table 3.1 for an apex force on a beam. From the numbers in equation 6.4-
1 R2λ=2.1 kΩ and R2·top=0.14 kΩ corresponding to A=0.94 and B=0.06. Then
to a good approximation
∆R
R
= εx(KL − νKT ) (6.4-3)
It can also be seen that the series resistance, Rsi contact pads, is insigniﬁcant to
a ﬁrst approximation. The strain εx for the end point deﬂection was found in
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Figure 6.9: Relative resistance change as a function of the bending of the cantilever.
Tests of cantilevers on three diﬀerent chips are plotted. The three diﬀerent slopes of
−9.27 · 10−7 nm−1, −7.69 · 10−7 nm−1 and −8.32 · 10−7 nm−1 corresponds to eﬀective
gauge factors of -43, -36 and -39 with an average of -39.
section 3.5 on page 27. The eﬀective gauge factor from ﬁgure 6.9 of -39 then
equals KL − νKT . If the same relation between the longitudinal and transversal
gauge factor as listed in table 6.2 is used, then KL/KT=52/30=1.7 and with a
Poisson’s ratio of 0.25
KL = −46 and KT = −26
In ﬁgure 6.10, which is the same as ﬁgure 6.2 for n-type silicon, it can be seen
that the pre-factor P (3 · 1019 cm−3, 25◦C) is approximately 0.7. Thus expected
gauge factors would be approximately KL=-36 and KT=-21 when following the
theory of Kanda. The large diﬀerence between expected and measured values
can be due to the uncertainties connected with the measurement of the bending
sensitivity and the calculation of the gauge factor. For the measurement the
largest uncertainty is from the placement of the needle that presses the cantilever
down, and from the calculations an error will be on the thicknesses of thin ﬁlms,
e.g. the silicon oxide under the silicon resistor. The bending sensitivity is given
as
∆R
R
z−1 =
k(L− λ
2
)d
EI
Keﬀective =
3(L− λ
2
)d
L3
Keﬀective (6.4-4)
If, as an example, the needle makes contact with the cantilever at a distance ∆x
away from the apex, then the eﬀective length is Le=L −∆x. If ∆x=10  m for
the given dimensions with L=130  m and λ=106  m, then the eﬀective strain in
the piezoresistor would be (
Le−λ2
Le
)
/
(
L−λ
2
L
)
= 1.1
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Figure 6.10: Pre-factor P (N,T ) as a function of temperature and dopant con-
centration for n-type silicon[95]. The added line shows P (N,T )	0.7 for 25◦C and
N=3 · 1019 cm−3.
times higher than the apparent measured strain, and hence the gauge factor would
be overestimated by the same amount. For ∆x=20  m the error is 1.2. The error
of the thickness goes with the ﬁrst power through d, which is the distance from
the neutral axis to the piezoresistor, but here the error on the gauge factor can
go both ways.
What is needed in future mask sets are test structures that makes a determi-
nation of the longitudinal as well as the transversal gauge factor possible.
6.4.3 Expected performance
The expected performance is calculated with the gauge factors KL=-46 and KT=-
26 found above. With these values the eﬀective gauge factor for a surface stress
measurement on a cantilever beam is -72, since the sensitivity is given by
∆R
R
σ−1s = εx(KL + KT )σ
−1
s (6.4-5)
The estimated sensitivity and resolution σs min are given in table 6.4. Compared
to the best data obtained for polysilicon, see table 5.5 on page 65, the sensitivity
is twice as high and the resolution is more than six times better.
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k [N/m] f [kHz] σs min [N/m]
∆R
R
σ−1s [(N/m)−1]
0.54 71 1.4 · 10−4 9.6 · 10−4
Table 6.4: The calculated performance of the cantilever stress sensor with the thin
ﬁlm thicknesses tni top=100 nm, tsi=215 nm, tsi ox=300 nm and tni bottom=206 nm,
and with =3.4 · 10−3 Ω·cm, K=-72, Vin=5 V and ∆f=1-51 Hz. An alpha value of
α=6 · 10−6 is used as an estimate for the single crystalline silicon[25, 68].
Optimised SOI and comparison to optical readout
This is obtained with a mask design that is not optimised for single crystalline
silicon resistors. By optimising for the resolution σs min with the same parameters
as above, it is possible to give an estimate of the best obtainable resolution for
the SOI sensor. The obtained values are
σs min = 3.8 · 10−5 N/m
∆R
R
σ−1s = 2.0 · 10−3 (N/m)−1 (6.4-6)
for the optimised dimensions
λ=418  m, tsi=101 nm, tox=80 nm, tni bottom=105 nm
see ﬁgure 6.11, and the other geometrical factors locked: wr:=50  m, λt:=20  m
and tni top:=50 nm. This means that it should be possible to improve the sensi-
Figure 6.11: Schematic outline of cross section of the optimised SOI cantilever.
tivity with a factor of two and the resolution with more than a factor of three
compared to the present SOI design. With λ=418  m the spring constant is only
0.002 N/m, but if λ is reduced to 200  m the spring constant goes up to 0.02
N/m and the resolution only drops to 4.4 · 10−5 N/m.
Under the discussion of thermal vibrational noise in chapter 3, the noise on
surface stress was estimated by
σsv∆f = kσszv =
2EI
wdL2
zv (6.4-7)
where zv ≈
√
2kBT∆ω
πkQωres
. This value can be considered the lowest measurable surface
stress in a system without electrical noise in the piezoresistors. With a quality
factor of 1 and a resistor length of λ=200  m and the dimensions and bandwidth
6.4 Evaluation 92
Figure 6.12: PDMS on the chip. The pictures show two diﬀerent chips. The crucial
thing is to place the PDMS so that it covers the gold wiring. On the chip to the left
wire bonding on the gold contact pads can be seen.
used above, σsv∆f=1.4 ·10−5 N/m (zv = 0.3 A˚) or only three times lower than the
resolution for the optimised SOI sensor, meaning that thermal vibrational noise
has to be taken into account and, meaning that the resolution of a cantilever
with single crystalline silicon in principle can come close to the limit given by the
thermal vibrational noise.
6.4.4 Test in biochemical setup
The chips were tested in a liquid environment primarily to check the quality of
the silicon nitride encapsulation. A ﬁrst test was to ﬁll the channel and cover
the cantilevers in a buﬀer containing 0.1 M NaCl to see whether the signal would
be stable, which would indicate that the piezoresistors are fully encapsulated in
the silicon nitride. To do that the silicon chip needed a packaging that could
prevent the buﬀer from reaching the gold wiring[97]. The ﬁrst packaging step
is shown in ﬁgure 6.12. A PDMS layer is placed on the chip and is shaped, so
that it will act as the top of the walls in the liquid channel. A lid of PMMA is
glued on top to close the channel. In this experiment the liquid is not ﬂowing, but
small pipes for liquid inlet and outlet can be placed in the PMMA lid if necessary.
A chip was tested by running a temperature cycle changing the temperature
between 30◦C and 40◦C, and a section of the output signal from the Wheatstone
bridge is plotted in ﬁgure 6.13. What is seen is a voltage signal from the Wheat-
stone bridge caused by the fact that the bridge is never balanced perfectly. In the
ﬁgure to the right the oﬀ-set voltage measured in air is plotted. A noise level of
only a few  V can be seen, which looks very promising. However, during the tests
in liquid the oﬀ-set voltage of the Wheatstone bridge made some abrupt changes
from only a few  V to a few mV, which could indicate a possible short circuit
that appeared and disappeared again, though an explanation for the physics be-
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Figure 6.13: Left: Output voltage from Wheatstone bridge. The temperature is
cycled between 30◦C and 40◦C for 3600 s. The chip is kept at a constant temperature
at 30 and 40◦C for 120 s. Right: Oﬀ-set voltage in air showing p-p voltage of less
than 2  V.
Figure 6.14: Electrolytic cell where the chip is tested for leak currents.
hind is diﬃcult. This behavior indicates that there could be a problem with the
encapsulation of the piezoresistors.
To check this, another chip was tested for leak current in an electrolytic cell
as sketched in ﬁgure 6.14. The cell is ﬁlled with a buﬀer solution containing
salts. The cantilevers are exposed to the buﬀer through a hole in the container.
The chip is pressed against an O-ring to keep the connection tight. When apply-
ing a voltage of 1.5 V to the platinum electrode in the buﬀer, a current of 0.13
 V was running between the electrode on the chip and the platinum electrode.
This shows that there is a possibility for a leak current to pass from the solution
to the circuit on the chip, i.e. the piezoresistors are not properly encapsulated or
there is a leak underneath the PDMS layer that seals the gold wiring from the
liquid.
Since both tests gave problems with diﬀerent chips, and the packaging scheme
is often used on other chips with good results, the most plausible explanation
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is that the coating on the chips is not good enough. When inspecting the chips
Figure 6.15: Optical pictures of cantilevers. On both cantilevers the silicon nitride
is damaged on a corner at the apex. Due to the bending only the apex is in focus.
under microscope it is seen that many of the cantilevers have sustained damages
somewhere during processing, see examples in ﬁgure 6.15. For the liquid test
only chips that passed the optical inspection were used, but the tests indicate
that damages to the silicon nitride coating that are not visible under microscope
are present. As the visible damages appear at the edge of the cantilevers it is
reasonable to guess that the silicon nitride is etched in the RIE process - see
process sequence in ﬁgure 6.7, diagram (h) - that should only remove the sili-
con nitride on top of the cantilever. The TEOS oxide mask and the underlying
silicon nitride, which it should protect, is formed with the same mask (diagram
(e)), so the TEOS oxide is only covering the top of the silicon nitride. If a larger
mask was to be used for the TEOS oxide, then the edges of the cantilever would
be better protected, and a better encapsulation of the piezoresistors would be
expected.
6.5 Summary
A ﬁrst generation surface stress sensor on an SOI platform was presented and
realised. The sensor features a piezoresistor encapsulated in LPCVD silicon ni-
tride. However, the resistor was not totally encapsulated in silicon nitride which
is attributed to an RIE process that can attack the silicon nitride. This is a
problem that should be solvable with a new mask set that is speciﬁcally made for
the SOI sensor, instead of the mask set used here that was developed for another
cantilever sensor.
For the design of the SOI sensor it was found that n-type silicon makes the
most sensitive sensor when measuring uniform in-plane surface stress. This ap-
plies to a cantilever beam where the longitudinal and the transversal strain by
nature is the same. This is opposite the design for AFM cantilevers, where the
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largest strain is along the length of the cantilever, and the high gauge factor of p-
type silicon along [110] on a (100) surface makes the best choice. For the surface
stress sensor with piezoresistors near the clamping of the cantilever, the optimal
choice of dopant becomes dependant on the geometry of the resistor, and in order
to fully understand the behavior of the strain in this region, a FEM analysis is
recommended.
The longitudinal gauge factor of the single crystalline silicon was determined
at -46. Test structures for individual measurements of the longitudinal and the
transversal gauge factor could improve the determination of the eﬀective gauge
factor and hence the quality of the estimate of the sensitivity.
It was shown that the theoretical resolution limit for the SOI sensor is com-
parable to the resolution limit set by thermal vibrational noise.
Chapter 7
Cantilever chip in SU-8
As a new technology platform that could supplement or replace the silicon plat-
form from the previous chapters, we have worked on a chip made entirely from the
photoresist SU-8[98] since 2002. The chips described in this chapter have been
developed together with Montserrat Calleja, who is a post doc in the Bioprobe
group at MIC.
Along the same lines as for the silicon based sensors, the SU-8 based sensor
is being encapsulated so that it can be applied in wet biochemical measurements.
The objective is to develop a liquid handling chip with an incorporated array
of cantilevers made entirely from SU-8, where silicon wafers are only used as
carrier substrates during processing. By making the cantilevers and the channel
structure in the same process and from a polymer, the processing is potentially
cheaper than the fabrication of conventional silicon chips that are subsequently
integrated with for example a polymer packaging.
SU-8 is already being extensively used for making micromachined liquid channels[99,
100].
7.1 Cantilevers in SU-8
Genolet et al.[101, 102] were the ﬁrst to report on cantilevers made from SU-8 in
1999. They made cantilevers for use in AFM with optical readout.
Thaysen et al.[103] presented in 2002 an SU-8 cantilever with readout from in-
tegrated strain gauges made of gold. They argue that an SU-8 cantilever with
metal strain gauge will have a sensitivity comparable to that of a silicon cantilever
with a piezoresistive silicon strain gauge. This comes about since the sensitivity
∆R/R is proportional to the gauge factor over the Young’s modulus K/E, see
e.g. the results in table 3.1 on page 22. With a gauge factor for the metal of 2
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and a Young’s modulus of 5 GPa for the SU-8 then K/ESU−8=0.5 GPa−1. For
silicon with gauge factors in the range of 30-100 and a Young’s modulus of 170
GPa K/Esilicon is 0.2-0.6 GPa
−1.
7.2 Design
Basically two design approaches have been investigated, and they are sketched in
ﬁgure 7.1.
Figure 7.1: Cross section of channel with integrated cantilever. To the left: Can-
tilever and channel structure made in one process sequence. To the right: Cantilever
and top part made in one chip and glued to another chip deﬁning the bottom part of
the channel.
One approach is to fabricate a true free hanging cantilever in one SU-8 chip,
and then just glue a lid on the structure to complete the micro liquid channel.
The other approach is to make two SU-8 chips, one including a cantilever and one
half of the liquid channel and a second including the other half of the channel.
Another unstructured lid is still needed to close the top of the channel as shown
to the right in ﬁgure 7.1.
For the second approach the assembly is a bit more diﬃcult than for the ﬁrst
approach, because of the aligning of the two parts of the channel. However, this
process is technologically more straight forward, since the cantilever structure is
made as the ﬁrst layer on the support wafer as shown in ﬁgure 7.2 (right). In the
Figure 7.2: The 1st and the 2nd approach.
1st: Sacriﬁcial layer in channel to support the SU-8 for the cantilever layer on top.
2nd: Widest SU-8 structure made ﬁrst so that exposure of underlying SU-8 layers is
not a problem.
ﬁrst approach the free hanging cantilever needs some kind of sacriﬁcial layer in
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the channel to act as a support for the SU-8 layer for the cantilever as shown in
ﬁgure 7.2 (left).
7.2.1 The 1st approach
The ﬁrst approach was investigated, but it was found that it was a very diﬃcult
task to make the free hanging cantilevers in SU-8. In the literature especially
buried channels in SU-8 have been described. The technique for realising this
should in principle be applicable for making free hanging cantilevers. As a re-
quirement to the process when producing cantilevers, the technique should be
able to make reasonably thin layers in order to achieve sensitive cantilevers since
the sensitivity is inversely proportional to the thickness. The limit was chosen at
a maximum of 10  m, since with the 2nd approach a total cantilever thickness
for the SU-8/Au/SU-8 layers of less than 5  m is achievable.
Gue´rin et al.[104] have reported on making buried channels in SU-8 using two
techniques:
a) Using an underﬁll/sacriﬁcial layer in the channel to planarise and then spin
and crosslink SU-8 on top.
b) Leaving the non-exposed and non-crosslinked SU-8 in the channel and use
this as a planarising layer as shown in ﬁgure 7.3. Subsequently a metal layer is
deposited on top to act as a UV shield to prevent the underlying SU-8 from being
crosslinked, when the cantilever is structured on top. In the last process step the
metal is etched and the non-crosslinked SU-8 is removed with the standard devel-
oper. With these techniques they produce channels with heights down to 50  m,
and in principle the top layer thickness is only limited by the spinning of the resist.
Tseng et al.[105] report on UV dosage control to make buried channels. By
this technique they achieve top layer thicknesses down to 14  m.
Tay et al.[106] have produced both buried channels and cantilevers using a proton
beam. They make a channel with a height of 25  m and a top layer thickness of
approximately 10  m.
Kudryashov et al.[107] have recently used e-beam lithography to produce free
hanging structures with dimensions of a few microns.
All these techniques have been considered for making the cantilevers. However,
e-beam and proton beam equipment is not available at MIC, but especially the e-
beam technique seems very powerful and looks like an obvious candidate, though
it can be argued that this process is neither cheap nor fast.
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The UV dosage control has been tested but it is not capable of producing any-
thing close to the required limit of less than 10  m[108].
The solution from Gue´rin et al. with the non-crosslinked SU-8 providing the
planarisation in the channel structure seemed the most straight forward and
promising one, having the available equipment in mind, and the ﬁrst tests with
this technique were actually initiated before this article was found.
The process has been tested with diﬀerent thicknesses of SU-8, from a few mi-
crons to more than 100 microns, and with diﬀerent kinds of metals as UV shields,
see ﬁgure 7.3. The UV shield in principle works since it prevents crosslinking of
Figure 7.3: Metal UV shield for preventing underlying SU-8 from being exposed
during processing of cantilever structure on top.
the SU-8 underneath during subsequent UV exposures. However, it is found that
the deposition of the metal by e-beam evaporation alone makes the top of the
unexposed SU-8 crosslink, making it impossible to obtain thin cantilever struc-
tures. A thorough description of the considered and tested approaches can be
found in the master’s thesis of Johansson[108].
7.2.2 The 2nd approach
The chips realised so far have been made using the 2nd approach, where the top
and the bottom part of the channel have been fabricated separately and glued
together.
7.2.3 Mask set
The masks are drawn in ﬁgure 7.4. The ﬁrst ﬁve masks are for deﬁning the top
part that includes the cantilever with integrated strain gauge.
Mask (1) deﬁnes the bottom of the cantilever.
The second mask is for the metal wiring on the chip.
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Figure 7.4: The mask set for the SU-8 chip. Mask 1-5 are for the top part including
the cantilever and mask 6-7 are for the bottom part of the liquid channel.
Mask (3) is deﬁning the metal resistor structure on the cantilevers. The re-
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sistor is formed like a meander structure.
Mask (4) is for encapsulating the top of the cantilever in the SU-8.
Mask (5) is deﬁning the top of the walls in the liquid channel.
Mask (6) is deﬁning the bottom of the liquid channels and mask (7) is for the
bottom part of the channel walls.
7.3 Realisation
The process sequence for the SU-8 chip is given in ﬁgure 7.5. Figures (a)-(e)
Figure 7.5: Process sequence for the SU-8 chips. Figures (a)-(e) describe the pro-
cessing of the cantilever part and ﬁgure (f) describes the other part of the channel.
describe the processing of the cantilever part and ﬁgure (f) describes the other
part of the channel.
a Chromium/gold/chromium layers with the thicknesses 5 nm/50 nm/50 nm
are deposited on a silicon wafer. The top chromium layer is a fast etch-
ing sacriﬁcial layer that is etched when releasing the SU-8 chip from the
substrate[109]. The ﬁrst SU-8 layer for the cantilever is patterned. The
thickness is 1.7  m.
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Figure 7.6: Assembly of the two SU-8 chips. The top of the channel is sealed with
a PMMA lid.
b Titanium/gold wiring is deﬁned with wet etching. The thicknesses are 2
nm and 800 nm.
c Titanium/gold resistors are deﬁned with wet etching. The thicknesses are
2 nm and 40 nm.
d The second SU-8 layer for the cantilever is patterned. The thickness is 4.5
 m.
e The walls of the liquid channel is deﬁned in a 100  m layer of SU-8.
f The bottom and the walls for the other part of the channel is made on
another silicon substrate. A release layer of chromium/gold/chromium is
used again.
After release etching of the cantilever chip, in ﬁgure 7.5 (e), it is glued together
with the bottom part. This is done by spinning a thin layer of SU-8 on the wafer
holding the structure in ﬁgure 7.5 (f). While keeping the wafer on a hotplate at
75◦C, the cantilever part is manually brought in contact with the bottom channel
part. This is done under a microscope for aligning. Afterwards the SU-8 at the
joint parts of the SU-8 structures are exposed with UV light in a mask aligner
followed by post baking to crosslink the resist. The channel is rinsed with the
developer for the SU-8. Finally a PMMA lid is glued to the SU-8 chip with a
layer of PDMS. The assembling of the chip is shown in ﬁgure 7.6. Optical images
of the assembled chips are shown in ﬁgure 7.7.
7.4 Evaluation
So far only few working chips have been realised. Some of the problems are:
- Deﬁnition of the gold resistors as they are deﬁned by spinning normal resist
over a structured surface, see ﬁgure (c) in 7.5.
- Sometimes low adhesion between the ﬁrst and the second SU-8 layer in the
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Figure 7.7: Optical images of the assembled chips before putting on the PMMA
lid[110].
cantilevers. This is probably due to the processing of the metal layers on the ﬁrst
SU-8 layer, which leaves it with a totally crosslinked and inert surface.
But the main problem has been to make stable electrical contacts to the gold
wiring on the SU-8 chip, as standard wire bonding is not applicable. This is most
likely because of a combination of the ultrasonic welding on the relatively soft
SU-8 substrate and a poor adhesion of the wiring to the SU-8. Wire bonding
tests performed at DELTA Micosystems[111] showed that the bonding between
bond wire and metal wiring on the chip could be made, but a pull load of only 0.3
grams could pull the wiring and bond pad oﬀ the chip, see test sequence in ﬁgure
7.8. Some working devices have been made with the use of a conducting glue
Figure 7.8: Wire bonding on an SU-8 chip. The wire bonding to the chip is shown in
the ﬁgure to the left. To the right the metal wiring and bond pad is lifted oﬀ probably
due to the ultrasonic welding and bad adhesion of the metal wire[111].
containing silver particles, but a more reproducible and faster way of contact-
ing the chips is being pursued. The suggested solutions are e.g. anisotropically
conducting glue and ﬂip chip bonding[108].
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7.4.1 Gauge factor
Bending sensitivity tests have been performed on some of the working devices.
One such test is shown in ﬁgure 7.9. The sensitivity is comparable to that of the
Figure 7.9: Relative resistance change as a function of bending. The slope ∆RR z
−1
is 1.4·10−7 nm−1 corresponding to a gauge factor of 3.
polysilicon resistors and corresponds approximately to a gauge factor of 3.
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A gauge factor of 3 is found in the case of a force applied at the apex of the
cantilever. The relative resistance change of the metal strain gauge consists of
a pure geometrical contribution ∆R/Rgeometrical and a contribution from other
sources ∆R/Rpiezo:
∆R
R
=
∆R
R geometrical
+
∆ρ
ρ piezo
(7.5-1)
and similarly for the gauge factor
K =
∆R
R
1
ε
= Kgeometrical + Kpiezo (7.5-2)
where ρ is the resistivity. The piezo-term originates from a change in conductivity
in the strained metal crystal, from electron transfer between the grains in poly-
crystalline metal ﬁlms and from the change in the thickness of the metal ﬁlm when
the thickness is comparable to the mean free path length of the electrons[112].
The ﬁrst eﬀect determines the bulk properties of the ﬁlm, the second is very
dependent on deposition conditions and thickness of the ﬁlm, and the last is a
function of the ﬁlm thickness for thin ﬁlms. For thin ﬁlms the surface roughness
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of the metal ﬁlm will give a further contribution to the resistivity change[113].
According to Parker et al.[112] the bulk condition apply to thicknesses from about
1000 A˚ and up, since the mean free path length l for electrons in metals typically
lies in the range of 2-800 A˚. For gold l 	 350 A˚[113, 114]. At the other end of the
spectrum with thin ﬁlms in the range of ∼100 A˚ and down, discontinuous ﬁlms
with very high gauge factors (20-100) can be obtained[112, 115, 116]. In these
very thin ﬁlms the conduction is dominated by tunnelling currents between the
the grains or metal ’islands’. In an intermediate range with thicknesses around
the mean free path length of the electrons, the scattering of electrons on the
boundaries of the metal ﬁlm dominates.
For a strain gauge as outlined in ﬁgure 7.10, with a current running along its
length and with x being the length axis of the cantilever and y and z running
along the width and height of the resistor, respectively, the pure geometrical rel-
ative resistance change can be written as a function of the strains εx, εy and
εz. For the silicon piezoresistors dealt with so far the geometric eﬀects on the
Figure 7.10: Strain gauge with current running along the length of the resistor.
resistance change as a function of strain was considered negligible since the resis-
tance change was dominated by the piezoresistive eﬀect. The relative geometrical
resistance change for the strain gauge is given by
∆R
R geometrical
=
(1 + εx)
(1 + εy)(1 + εz)
− 1 (7.5-3)
For the apex force applied at the end of the cantilever for testing the bending
sensitivity, the strains in a cantilever beam, which allows free Poisson contraction
in both y and z, are:
εy=εz=−νεx
εx=σx/E
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with εx given as a function of the bending in equation 3.5-4. From this the relative
resistance change is
∆R
R geometrical
=
(1 + εx)− (1 + εy)2
(1 + εy)2
=
εx(1 + 2ν)− ν2ε2x
1 + ν2ε2x − 2νεx
∼= (1 + 2ν)εx (7.5-4)
For the thin gold strain gauges totally encapsulated in SU-8 considered here, the
strain of the SU-8 can be assumed to determine the strain in the gold, so that
the Poisson’s ratio is that of the SU-8. Normally a gauge factor of 0.22 is used
for SU-8 (reported by SOTEC Microsystems, a supplier of SU-8).
The gauge factor from the piezoresistive eﬀect Kpiezo is given by[112]:
Kpiezo bulk = 1 + 2G(1− 2ν) for the thick ﬁlm
Kpiezo int = ν for the intermediate range (7.5-5)
where G is Gru¨neisen’s constant which is 3.0 for gold[113]. With a Poisson’s
ratio of gold of 0.42 the sum of the geometrical and piezoresistive eﬀects gives
Kbulk=3.8 for the thick ﬁlm and Kint=2.3 for the intermediate ﬁlm. If instead the
Poisson’s ratio of SU-8 is used the values are 5.8 and 1.7, and hence the gauge
factor of 3.0 found above lies in the range expected from theory.
7.5.1 Surface stress on cantilever
The general assumption of a geometrical gauge factor of 1+2ν for metal strain
gauges lies behind the present design of the SU-8 cantilevers. In this section the
theoretical sensitivity for a metal strain gauge in a cantilever is calculated for
the case of a uniform isotropic in-plane (xy) stress, exactly as it was done for the
cantilevers with silicon strain gauges.
If the metal ﬁlm is assumed to lie in the intermediate range, where the elec-
tron transport is dominated by scattering from the ﬁlm surfaces, an estimate for
the piezoresistive term can be given that depends on the strain in the ﬁlm. The
pure piezoresistive gauge factor of ν found in the above case originates from the
assumption that the resistivity ρ depends on the ﬁlm thickness t according to
ρ=constant/t [112]. Then
dρ
ρ
= −dt
t
= −εz (7.5-6)
and εz=−νεx so that
Kpiezo int =
dρ
ρ
1
εx
= ν (7.5-7)
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For the cases with in-plane stress it will in the following be assumed that the
piezoresistive contribution is described by equation 7.5-6.
Again the strain will be found for two cases:
A: beam conditions
B: near clamping.
For the beam conditions σx=σy and εx=εy:
εx = εy =
σx(1− ν)
E
εz = −2νσx
E
= − 2νεx
1− ν (7.5-8)
and following from equation 7.5-3
∆R
R geometrical
=
2νεx
1− ν − 2νεx
∼= 2ν
1− ν εx (7.5-9)
yielding a total gauge factor of
KA =
∆R
R geometrical
1
εx
+
dρ
ρ
1
εx
=
4ν
1− ν (7.5-10)
The gauge factor KA is 1.1 with a Poisson’s ratio of 0.22.
Near the clamping the transversal strain εy along the width of the cantilever
is assumed to be zero, while free contraction is still assumed in the z-direction:
εx =
σx(1− ν2)
E
εz = − νεx
1− ν (7.5-11)
The gauge factor KB is then found from
∆R
R geometrical
=
εx
1− ν − νεx
∼= 1
1− ν εx (7.5-12)
and
KB =
∆R
R geometrical
1
εx
+
dρ
ρ
1
εx
=
1 + ν
1− ν (7.5-13)
and equals 1.6 for ν=0.22.
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According to this the sensitivity is highest if the strain gauge is placed near the
clamping of the cantilever. When considering also that the bi-axial bending of the
beam (εx=εy) makes the cantilever stiﬀer through the bi-axial modulus E/(1−ν)
compared to the plate modulus E/(1−ν2) near the clamp, the eﬀective sensitivity
for the clamped resistor is even better than that for the un-clamped:
A :
∆R
R
=
4νεx
1− ν and εx ∝ (1− ν)⇒
∆R
R
∝ 4ν (7.5-14)
B :
∆R
R
=
(1 + ν)εx
1− ν and εx ∝ (1− ν
2)⇒ ∆R
R
∝ (1 + ν)2 (7.5-15)
making the sensitivity diﬀerence close to a factor of 2 in favor of the clamped
resistor.
So in order to achieve maximum sensitivity, the strain gauge should be placed
close to the clamping of the cantilever.
7.5.2 Expected sensitivity and resolution
The above found gauge factors can now be used to estimate the sensitivity and
resolution of the cantilever sensor with respect to surface stress.
The realised cantilevers have a length of 200  m. The two SU-8 layers have
a thickness of 4.5  m and 1.7  m. The gold resistor in between has a thickness
of 400 A˚ and covers about 2/3 of the cantilever and an adhesion layer of 20 A˚ of
titanium is used. The obtainable sensitivity and resolution with regard to surface
stress have been calculated and the results listed in table 7.1. The gold resistor
structure consists of a 5  m wide meander structure with 14 turns of length 200
 m summing up to 310 Ω. It is assumed that only Johnson noise contributes
k [N/m] f [kHz] σs min [N/m]
∆R
R
σ−1s [(N/m)−1]
3.2 51 9.8 · 10−4 6.5 · 10−5
Table 7.1: Expected performance for the realised SU-8 cantilevers. Data used: tSU−8:
4.5  m and 1.7  m, K=1.1, L=205  m, w=100  m, λ=200  m, Vin=1 V, ESU−8=4.4
GPa, ν=0.22, Egold=79 GPa, Etitanium=116 GPa and ∆f :1-51 Hz. The eﬀective
width and the eﬀective Young’s modulus of the metal layers are found by scaling with
2/3, i.e. wmetal=67  m, Egold resistor=53 GPa and Etitanium=77 GPa.
i.e. that 1/f noise is negligible as reported by Thaysen et al.[103]. The relatively
low sensitivity compared to the silicon sensors is compensated by a low noise level
and the resolution is comparable to that of the polysilicon sensors.
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Potential resolution with new design
If the new design rule found above is followed, so that the strain gauge is placed
near the clamping, an estimate of the potential for the SU-8 cantilevers as surface
stress sensors can be given. The results for a cantilever with width and length of
200  m and a strain gauge length of 100  m are given in table 7.2. A resistance
of 310 Ω is again assumed for the strain gauge. The resistor still has a thickness
of 400 A˚ but the two SU-8 layers are assumed to have thicknesses of 1 and 3  m.
Compared to the expected performance calculated for the realised cantilevers,
k [N/m] f [kHz] σs min [N/m]
∆R
R
σ−1s [(N/m)−1]
1.6 31 3.6 · 10−4 1.8 · 10−4
Table 7.2: Expected performance for SU-8 cantilevers with strain gauge placed near
clamping. Data used: tSU−8: 3  m and 1  m, K=1.6, L=200  m, w=200  m, λ=100
 m, Vin=1 V, ESU−8=4.4 GPa, ν=0.22, Egold=79 GPa, Etitanium=116 GPa and
∆f :1-51 Hz.
the gauge factor is (1 + ν)/(1− ν) instead of 4ν/(1− ν) and the plate modulus
is used instead of the bi-axial modulus.
As seen in chapter 3 this solution can only be approximate as a numerical solution
is needed to get a precise estimate of the strain in the cantilever near the clamping.
According to these numbers the SU-8 cantilever with metal strain gauge has
the potential to surpass the polysilicon sensor as it has a comparable sensitivity
and a presumably much lower inherent noise.
7.6 Summary
So far few working chips have been made, mainly due to problems with adhesion
and with making electrical contact to the chip. Therefore no biochemical tests
have been done yet.
It was shown that the SU-8 cantilever sensor has the potential of achieving a
higher resolution than that of the polysilicon sensor. At the same time the
processing time is shorter and the costs are lower for making the SU-8 sensor
compared to the conventional silicon sensor.
A new design rule for designing the cantilever with metal strain gauges for opti-
mised sensitivity with respect to in-plane stresses was calculated.
Chapter 8
Conclusions
The main goals of this Ph.D. work were to
- Optimise the sensitivity to surface stress for cantilever sensors with inte-
grated readout.
- Make a cantilever sensor with integrated readout that can operate in liquids.
Analytical expressions for the sensitivity as a function of isotropic in-plane stress
were derived. These showed how the sensitivity of a piezoresistor critically de-
pends on its placement on the cantilever, not because of the stress concentration
resulting from the concentrated force found in AFM, but because of the inﬂuence
from the clamp on the strain distribution. These ﬁndings were speciﬁcally utilised
in the design of both cantilever sensors with single crystalline silicon piezoresis-
tors and cantilever sensors with integrated metal strain gauges. In both cases the
result was a new design rule scheme for the surface stress sensors.
Using the new design rule scheme it was demonstrated that for the single crys-
talline silicon resistor in a cantilever(on (100) silicon with resistors placed along
the [110] direction), where both strains along the length and the width of the
resistor are present, n-type silicon will make the best choice as the piezoresistor.
For the polymer cantilever with an integrated metal strain gauge it would be
expected that the highest sensitivity is obtained by placing the strain gauge close
to the clamp of the cantilever, which is caused by two eﬀects: (1) the constriction
along the width of the cantilever makes the pure geometrical resistance change
largest here and (2) on the cantilever, where the clamp is not felt, the isotropic
stress will bend the cantilever both along its length axis and along its width axis,
which eﬀectively makes the cantilever stiﬀer.
Three diﬀerent types of cantilever sensors, two of which are mentioned above,
were designed and made during the project:
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- Sensors with polysilicon piezoresistors and titanium silicide wiring.
- Sensors with single crystalline silicon piezoresistors.
- Sensors of SU-8 with gold strain gauges.
For the polysilicon sensor, the wiring of titanium silicide and the piezoresistors
were encapsulated in LPCVD silicon nitride. It was found that the boron doped
silicon and the titanium silicide had a high speciﬁc contact resistance, which made
it necessary to make the resistors and the wiring of two diﬀerent silicon layers
with a large interface area. Additionally, incompatibility of silicon nitride and
titanium silicide, with respect to thermal expansion coeﬃcients, made annealing
at high temperatures of this material combination impossible. It was also found
that the silicon resistors annealed at high temperature in a furnace had a much
lower 1/f noise than resistors annealed with an RTA process. The combination of
these two problems made it necessary to form and anneal the piezoresistors prior
to making the silicide wiring. The resulting sensors had resistors and wiring fully
encapsulated in LPCVD silicon nitride and the interface contact between silicon
and silicide had a contact resistance which is negligible compared to that of the
total resistance.
A new piezoresistive sensor on an SOI substrate was presented. This sensor fea-
tures a single crystalline silicon piezoresistor encapsulated in LPCVD silicon
nitride. Tests indicated that this ﬁrst generation was not eﬃciently encapsulated,
but it is considered likely that a new mask set will be able to solve this problem.
An estimate of the resolution that is obtainable with an optimised SOI sensor
design was given, and it is only a factor of three lower than the measurement
limit set by the thermal vibration noise.
An all-SU-8 device with cantilevers integrated in a liquid channel was presented.
Problems with metal adhesion to the SU-8 still remains to be solved, but the
SU-8 sensor promises a resolution even better than that of the cantilever with
polysilicon piezoresistors, though the readout is made with a gold strain gauge.
Due to the advantages presented by new approaches to cantilever design, I am
conﬁdent that some of the aspects of the presented work will be implemented
in new cantilever based biochemical sensors. The titanium silicide wiring and
silicon nitride coating scheme represents a wafer scale, micromachining approach
for making shielded wiring on any device, where electrical wiring close to the
analysed reagents is necessary. The SOI sensor needs further development but
promises a very high resolution. The SU-8 platform, on the other hand, aims at
another niche where price per component, and not maximum resolution, is the
main driver.
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Appendix B
Process sequence, 1st generation
polysilicon sensor
1 Deposit sirich silicon nitride, 50.5 min, 835 ◦C, ∼2100 A˚
2 Deposit poly silicon, TAMORPH 580 ◦C, 49 min, ∼2200 A˚
3 Mask wires. Bake resist on hotplate for 90 s@120 ◦C (or 25 min@120 ◦C,
furnace).
4 Etch with poly-etch to deﬁne electric interconnections.
5 Strip resist.
6 Mask silicide
7 Dip in BHF for 20 s, deposit 800 A˚ of titanium.
8 Pattern titanium by lift-oﬀ
9 RTA at 850 ◦C for 60 s using thermo-couple. 10 min with Ar-ﬂow with wafer
in chamber before anneal. Etch remaining titanium in piranha (H2SO4:H2O2
4:1) for 10 min.
10 Deposit microcrystalline silicon, POLY620, 15 min (620 ◦C, 80 sccm SiH4
0 0, 250 mTorr), 1600 A˚. (no RCA - destroys silicide) [three test wafers]
11 Boron implantation: 3.7·1015 cm−2 at 30 keV [three test wafers]
12 Mask implant
13 Boron implantation: X (3.7/7.4)·1015 cm−2 at 30 keV
14 Strip mask with acetone. Perhaps oxygen plasma.
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15 Mask resistors
16 Etch in RIE with AB ANISO to deﬁne resistors. Endpoint when reaching
silicon nitride.
17 Strip resist. Piranha
18 Deposit sirich silicon nitride, 12 min, 835 ◦C, ∼500 A˚. [three test wafers]
19 Anneal RTA at 900 ◦C (mindst) for 60 s (TC). [three test wafers]
20 Mask probe
21 RIE (AB ANISO) both nitride layers. Endpoint when reaching silicon sub-
strate.
22 Strip resist
23 Mask metal cantilevers(or left, right)
24 Deposit metal. Lift-oﬀ
25 Mask pads(or pads ledebaner for electrical contact to metal)
26 Deposit metal. Lift-oﬀ
27 Anneal metal/silicide contact?
28 Mask bagside
29 RIE back (Si3N4/Si/Si3N4 1900 A˚/1400 A˚/500 A˚), AB ANISO [front pro-
tection?]
30 Etch from back in KOH with front protection.
  end of process sequence
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Figure 2.1: Process sequence.
Appendix C
Masks, 2nd generation
polysilicon sensor
Figure 3.1: Mask set for the 2nd generation polysilicon sensor.
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Appendix D
Process sequence, 2nd generation
polysilicon sensor
Chips with gold wiring
Alle masker p˚a nær ’bagside’ skal p˚a forsiden af skiven, dvs. den side, der im-
planteres.
Alle masker deﬁneres i 1.5 µm resist, belyses ca. 9 s i KS eller ca. 7 s i EVC.
Fremkaldes ca. 60-65 s.(standard) Benyt ’contact mode’ p˚a alignere.
P˚a plastikboksene med masker i er navngivningen ’FP RESISTOR’, ’FP NI-
TRID’, ... Navn i parentes i procesfølgen er det navn, Delta Mask har skrevet p˚a
selve masken.
6 dobbeltsidepolerede skiver (ON63)
1 Deposit sirich silicon nitride, 50.5 min, 835 ◦C, 2100 A˚. Sirich (93 DCS, 13
NH3). To testskiver med. En til at ma˚le tykkelse af nitrid p˚a ellipsometer
og en til ma˚ling af polylag i step 2.
Tykkelse ma˚lt p˚a ellipsometer: 2218 A˚.
2 Deposit poly silicon, POLY620 14 min (1470 A˚)
Tykkelse ma˚lt p˚a tencor efter æts i polyæts med bl˚a ﬁlm: ca. 1500 A˚.
3 Implant boron, 30 keV, 4.4·1015 cm−2.
4 Clean with 7-up.
5 Mask Resistor (’Nitride’) Align til ﬂat. Brug EVC-aligner til første
belysning for at f˚a god aligning til ﬂat. Benyt ’hard contact mode’.
Denne maske deﬁnerer siliciummodstande p˚a bjælkerne.
6 RIE1, AB ANISO (som OH POLY): endpoint when reaching nitride; ap-
prox. 1 min (incl. 20 s overetch). Endpoint falder, n˚ar nitrid n˚as. Kant-
og bagsidebeskytter.
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7 Strip resist = acetone.
7B NB For de tre skiver uden nitrid p˚a. Resist spinnes p˚a forsiden, bages 120
◦C f.eks. med REV100s p˚a Track1 eller 2.
5 min i polyæts med N2-bobbler.
Strip resist. (Fjerner poly p˚a bagside, s˚a RIE i step 18 bliver kortere.)
8 7-up
9 Deposit silicon nitride: 12 min SIRICH (93 DCS, 13 NH3), 500 A˚. Testskive
med til tykkelsesma˚ling p˚a ellipsometer.
Tykkelse ni:
10 Deposit TEOS (standardprocessen, ﬂow 50, 30, 0, 0, temp. 725 ◦C). 35 min
deponering (ca. 3500 A˚). To testskiver med til tykkelsesma˚linger. En skive
tages direkte med over i annealovn.
Tykkelse TEOS:
11 Anneal 1100 ◦C, 20 min, ﬂow 6 SSL N2.
Tykkelse TEOS efter anneal:
12 Mask Nitrid (’Coat’)
Denne maske deﬁnerer bjælken. Hele modstanden (ætset i step 6) p˚a
bjælken skal være indkapslet i nitrid, dvs. det er vigtigt at tjekke, at
masken ligger lige. Modstanden ma˚ ikke ’stikke ud’.
13 Bl˚a ﬁlm p˚a bagside af skive, s˚a TEOS dækker nitrid i fosforsyren.
Æts i BHF. 750 A˚/min + 2 min ekstra. (Ex. 3500 A˚ ætses p˚a 4.7 min dvs.
7 min dyp ialt.)
14 Strip resist = acetone.
15 Etch nitride in phosphoric acid, 180 ◦C, 120 min. (2700 A˚, etchmin = 30
A˚/min −→ 90 min). E´n skive først. Evt. tjekke om kontakt i studenterrum.
16 Strip TEOS i BHF 10 min.
17 Mask Bagside (’Metal’) P˚a bagside af skive til friætsning af bjælker i
KOH.
18 RIE bagside. Kantbeskytter
Hvis poly fjernet p˚a bagside: 2700 A˚ ni - 12 min JT NITR3.
Hvis stadig poly i mellem de to nitridlag: 4200 A˚ - 16 min JT NITR3.
I første omgang glemmes nedenst˚aende.
RIE1, back. (500 ni/1500 si/2100 ni)
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90 s AB ANISO: ca. 500 A˚ ni plus 1500 A˚ si. Bør kunne ses p˚a end-
point, da endpoint vil falde, n˚ar si n˚as, og stige igen ved nederste nitridlag.
AB ANISO bør stoppes ved det nederste lag ellers blot ved 90 s. Fortsæt
æts med JT NITR3 9 min. Denne æts er en fysisk æts og vil derfor ikke i
samme grad som AB ANISO ætse p˚a forsiden af skiven.
For b˚ade JT NITR3 og AB ANISO er ætseraten i nitrid ca. 400-500 A˚/min.
I silicium ætser JT NITR3 ca. 400-500 A˚/min mens AB ANISO ætser ca.
3000 A˚/min.
Overæts p˚a bagsiden af skiven er ikke et problem her, da den senere skal
ætses i KOH. Problemet her er at sk˚ane nitriden p˚a forsiden af skiven.
19 Strip resist = acetone.
20 Mask Ledebaner (’Backside’) Denne maske deﬁnerer ledebaner p˚a chip-
pen.
21 (BHF dyp 20 s for at fjerne oxid.) Alcatel Cr/Au 100/2000 (Vedhæft-
ningslag skal være krom, da skiven bliver udsat for KOH i sidste proces-
trin.)
22 Lift-oﬀ.
23 Mask Au2 (’Cantilever’) (Med krom op og tekst nede i højre hjørne vender
masken op.)
Denne maske deﬁnerer et metallag p˚a en af bjælkerne. Masken (hullet) skal
derfor ligge indenfor omridset af bjælken. Ikke kritisk hvis maske lige rører
’kanten’.
24 Lad os aftale metalkombination. Der skal sandsynligvis ikke det samme p˚a
dem alle.
Alcatel Use plasma(in Alcatel): 100 W, 5 min before deposition. Metal
e.g. Cr/Au/Ni 50/400/300. I samme deponering! Dvs. vacuum ma˚ ikke
brydes, s˚a alle tre metaller skal være i.
25 Lift-oﬀ
26 Etch from back in KOH with front protection. Ingen bobler i skyllekar n˚ar
bjælker er ætset, ingen tørring i spin-dryer! Tør i luft eller spritfase.
  end of process sequence
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Figure 4.1: Process sequence
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Process sequence, 2nd generation 
silicide wiring 
 
1 Dep. 2100 Å sirich (44 min) (testskiver) 
2 Dep. TAMORPH 2200 Å (49 min) 
3 Au mask (negativ) 
4 polyæts, strip resist 
5 Au mask  
6 BHF 20 s, dep. 800 Å ti 
7 lift-off 
8 RTA 850 °C / 60 s 
9 piranha 
10 Dep. POLY620 1470 Å  
11 Implant B11, 30 keV, 4.4⋅1015 cm-2
12 Cantilever mask 
13 RIE, strip resist 
14 piranha 
Ex: 
15 Dep. sirich 5 min 
16 RTA 900 °C / 60 s 
17 piranha 
18 Dep. sirich 8 min 
19 Nitride mask 
20 RIE ab_aniso 2 min, strip resist 
21 Back side mask 
22 RIE back approx. 5 min with JT_NITR3 – overetch (=9 min total), strip resist 
23 Au mask 
24 BHF 20 s, dep. Cr/Au 150/3000 
25 Lift-off 
26 Au2 mask (cantilever) 
27 Plasma clean, Cr/Au/Ni 50/400/300 
28 Lift-off 
29 KOH 
 
Appendix E
Process sequence, 3rd generation
polysilicon sensor
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Double sided polished wafers  (350 µm) 
All mask steps (bold font) with 1.5 µm resist, hard contact mode on KS Aligner. HMDS before 
resist except if resist is spun onto gold as in some of the last steps. All masks on front of wafer 
(implanted side) except for the mask ‘bagside’. 
 
1. Deposit LPCVD silicon nitride: Sirich (93 DCS, 13 NH3), 60 min (2500 Å)   
3 test wafers: 1 dummy, 1 for poly si thickness(step 2), 1 for ni thickness: 
 
2. Deposit LPCVD polysilicon: POLY620, 14 min (1500 Å) 
Test wafer, thickness si: 
 
3. Boron implantation: 3.5⋅1015 cm-2, 30 keV (2.3⋅1020 cm-3)     
Scriber top, front of wafer: 1, 2, ... 
 
4. Piranha/7-up. Deposit LPCVD silicon nitride: Sirich (93 DCS, 13 NH3), 5 min (200 Å, precise 
thickness not important) 
 
5. Anneal 30 min at 1100 °C (N2-flow) 
 
6. Strip nitride in phosphoric acid (180 °C), 10 min 
 
7. Check surface resistance to check if nitride is totally removed (4 pp if possible else 2 pp to 
check if contact, PRA) 
 
8. Mask: resistors 
 
9. RIE resistors, AB_ANISO on RIE1 (if using RIE2 use OH_POLY or similar standard 
anisotropic silicon etch: 40 SF6, 8 O2, 30 W, 80 mTorr), ~30 s. Follow endpoint signal and abort 
manually. Endpoint signal goes up when reaching nitride layer, wait till endpoint signal levels 
again (~20 s over etch) 
 
10. Strip resist in acetone 
 
11. Piranha: H2SO4:H2O2 approx. 1000 ml:200 ml in glass beaker for 10 min.  
 
12. Deposit LPCVD silicon nitride: Sirich (93 DCS, 13 NH3), 10 min (400 Å) 
Test wafer, thickness ni:                                 (test wafer to step 18) 
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13. Mask: CRE nII 
 
14. RIE1: JT_NITR3, 2 min. Check resistance on first wafer to check if nitride removed (PRA). 
15. Check resistance (PRA) 
 
16. Strip resist in acetone 
 
17. Piranha/7-up (+test wafer from step 12) 
 
18. Deposit LPCVD poly silicon: TAMORPH, 55 min (~2500 Å)    (+test wafer from step 12) 
 
19. Mask: wiring 
 
20. RIE wiring, AB_ANISO on RIE1, ~60 s otherwise follow endpoint signal as step 9. 
(+above test wafer; no mask on test wafer) 
 
21. Strip resist in acetone 
 
22. Mask: silicide 
 
23. Plasma: asher 200 W 120/20/0 2 min, BHF 15 s, deposit 800 Å Ti 
 
24. Lift-off 
 
25. RTA 725 °C / 60 s (pyro), 15 min Ar-flow (PRA) 
 
26. Check resistance (PRA) 
 
27. Piranha, as step 11 (to remove titanium) 
 
28. Deposit LPCVD silicon nitride: Sirich (93 DCS, 13 NH3), 12 min (500 Å)     
[7-900 Å ni in total on top]     Testwafer+Testwafer from step 20 
nistep 28:    nistep 12+step 20+step 28: 
 
29. Mask: probe nII 
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30. RIE: AB_ANISO on RIE1, ~10 min. Etching through approximately 3300 Å silicon nitride and 
the etch rate is usually 300-400 Å/min. Endpoint will fall when the nitride layer has been etched 
and the silicon substrate is reached. Use holder+edge protection. 
 
31. Strip resist in acetone 
 
32. Mask: CLB nII 
 
33. RIE: AB_ANISO on RIE1, 3 min. Check resistance on first wafer(PRA) 
 
34. Strip resist in acetone 
 
35. HMDS, spin resist on front (PR1_5) 
 
36. Spin resist (1.5_NB) on back, bake in 90 °C furnace 25 min 
 
37. Mask: bagside (rear side alignment) 
 
38. RIE mask on rear side: AB_ANISO on RIE1, ~12 min, endpoint falls when reaching silicon 
substrate 
 
39. Strip resist in acetone 
 
40. Mask: pads 
 
41. Plasma 120/20/0 200 W 2 min. Deposit Cr/Au 50/1000 in Alcatel 
 
42. Lift-off 
 
43. Mask: metal_cantilever  (most likely mask for metal deposition on left cantilever) 
 
44. Plasma. Deposit Cr/Au 50/400 in Alcatel 
 
45. Etch in KOH with front side protection ~4.5 h 
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Appendix F
Process sequences for silicon
wiring
Implant
One sided polished wafers, low doped n-type (ON61)
1 Deposit 500 A˚ silicon nitride, recipe: sirich, 12 min (835 ◦C) (10 wafers)
2 Deposit 5000 A˚ poly, recipe: poly620 (-1 wafer; only resistors)
3 Boron implantation: 5·1016 cm−2, 50 keV (2 skiver (implantering tager lang
tid!))
4 Mask wiring, 1.5 µm resist
5 Etch in poly-etch or RIE
6 Deposit 1600 A˚ silicon, poly620, 15 min
7 Boron implantation: 3.2·1015 cm−2, 30 keV
8 Mask resistor, 1.5 µm resist
9 RIE, ab aniso (endpoint when reaching silicon nitride)
10 Deposit 500 A˚ silicon nitride, recipe: sirich, 12 min (835 ◦C)
11 #1: KOH, 30 min, 80◦C
#2-3: anneal 1000◦C/20 min + KOH
#4-5: anneal 1000◦C/1 min (RTA) + KOH
12 probe mask+RIE: measure resistance+test structures(metal) (e.g. 1,2,4)
strip nitride(phosphoric acid): measure resistance wiring/resistor (e.g. 3,5)
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In situ wiring I
5 one sided polished wafers, low doped n-type (ON61)
1 Deposit 500 A˚ silicon nitride, recipe: sirich, 12 min (835 ◦C)
2 Deposit ∼1 µm poly si, recipe: TMIC580, 4 h, SiH4: 80, B2H6: 7
3 Mask auHMDS, 1.5 µm resist(KSF spinner: coating+baking/MIC1 5 4”+90C 60s,
rens: kun ’coating’ clean chuck w wafer), KS-aligner: 7 s - bake Rev100s
on track1 (120 ◦C) - ﬂood exposure 25 s (lamp test) - development
4 Etch of wiring
Test one wafer in polyœts(hard bake resist before: Rev100s); if etch doesn’t
work then wiring is etched with RIE (∼2-3 min)
5 Strip resist in acetone(1 min grov, 6 min ﬁn); check with microscope - if
resist is not totally removed then plasma asher(500 W, 10 min, 210 O2
(recipe 6); CF4!)
5 Check resistivity; measure resistance with two-point probe if possible.
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In situ wiring I
Figure 6.1: Process sequence in situ.
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In situ wiring II
6 Clean wafers: RCA.
7 With wafers #1-2: Deposit 500 A˚ silicon nitride, recipe: sirich, 12 min (835
◦C)
8 With wafers #3-5: Deposit silicon, recipe: POLY620, 1600 A˚
9 #1: RTA 1000 ◦C, 60 s
10 #1-2: strip nitride in phosphoric acid, 17 min. Measure resistance.
Wafer R1 R2 R3 R4 R ρ
#1 (RTA)
#2
Mea-
sure on wires on the outermost left/right
11 #3-5: Boron implantation: 3.2·1015 cm−2, 30 keV
12 #3-5: Mask resistor (not ’nychip’ mask) HMDS, 1.5 µm resist
13 #3-5: RIE (RIE1) to deﬁne resistors (approx. 1 min)
14 #3-5: Strip resist in acetone. Clean wafers with piranha.
15 #3-5: Deposit 500 A˚ silicon nitride, recipe: sirich, 12 min (835 ◦C)
16 #4: Furnace anneal 1000 ◦C, 20 min
17 #5: RTA 1000 ◦C, 60 s
18 #3-5: Etch test KOH 80 ◦C, 30 min
19 #3-5: Clean wafers in 7-up. Strip nitride in phosphoric acid 17 min. Mea-
sure resistance, see page 142.
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In situ wiring II
Figure 6.2: Process sequence in situ.
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In situ wiring
Wiring:
Wafer R1 R2 R3 R4 R ρ
#3
#4 Furnace
#5 (RTA)
Measure on wires on the outermost left/right
Wiring+resistor:
Wafer 25 50 66 87 132
#3
#3
#4 Furnace
#4 Furnace
#5 (RTA)
#5 (RTA)
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Predep wiring I
10 one sided polished wafers, low doped n-type (ON61)
1 Grow 1 µm wet oxide, 110 min, 1150 ◦C
2 Mask au HMDS, 1.5 µm resist, KS-aligner: 10.5 s - develop
3 Post bake resist: Rev100s
4 Etch in BHF (next to spin dryer) approx. 15 min (750 A˚/min)(si hydropho-
bic) Protect back of wafer.
Mark wafers with scriber; p1-10
5 Strip resist in acetone (1 min grov, 6 min ﬁn)
6 RCA (cleaning of wafers before next furnace process). (+2 dummy wafers)
7 Bor predep furnace, recipe: BP1125, 3 h. Check one wafer in konc. HF (60
min, next to RCA bench, glass hydrophilic), other wafers on stand-by in
furnace
8 Check resistivity; measure resistance with two-point probe. Measure on the
outermost left/right.
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Predep wiring
Figure 6.3: Process sequence predep.
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Predep wiring II
5 wafers with (pre dep) implanted wiring
1 Clean wafers: RCA. Deposit silicon, recipe: POLY620, 1600 A˚
2 Boron implantation: 3.2·1015 cm−2, 30 keV
3 Mask resistor (not ’nychip’ mask) HMDS, 1.5 µm resist
4 RIE (RIE1) to deﬁne resistors (approx. 1 min)
5 Strip resist in acetone. Clean wafers with piranha.
6 Deposit 500 A˚ silicon nitride, recipe: sirich, 12 min (835 ◦C)
7 With wafer #1: Etch test KOH 80 ◦C, 30 min. Clean wafer in 7-up.
Strip nitride in phosphoric acid 17 min. Measure resistance wiring/resistors
(Table page 146). (If working continue with other wafers)
8 With wafer #2-3: Furnace anneal 1000 ◦C, 20 min
9 With wafer #4-5: RTA 1000 ◦C, 60 s
10 With wafer #2+4: Etch test KOH 80 ◦C, 30 min
11 With wafer #2+4: Clean wafers in 7-up. Strip nitride in phosphoric acid
17 min. Measure resistance, see table page 146.
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Predep wiring
Wiring:
Wafer R1 R2 R3 R4 R ρ
#1
#2 Furnace
#3 Furnace - - - -
#4 (RTA)
#5 (RTA) - - - -
Mea-
sure on wires on the outermost left/right
Wiring+resistor:
Wafer 25 50 66 87 132
#1
#1
#2 Furnace
#2 Furnace
#3 Furnace - - - - -
#3 Furnace - - - - -
#4 (RTA)
#4 (RTA)
#5 (RTA) - - - - -
#5 (RTA) - - - - -
Appendix G
Process sequences I and II, SOI
sensor
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Process sequence I, SOI 
 
single side polished wafers+soi 
Test of ‘front’ process, masks: soichip and DNA_chip(jt) 
 
1. 4000 Å wet oxide 
2. 2200 Å poly (fig. a) 
3. Implant 6.6⋅1014 P, 40 keV 
4. 7-up 
5. Mask 1: resistor_soi 
6. RIE poly 
7. Strip resist (fig. b) 
8. Mask 2: implant 
9. Implant 6.6⋅1015 P, 40 keV 
10. Strip resist, acetone+plasma 
11. Piranha + deposit 500 Å LPCVD ni (11 min) (fig. c)  (Test wafer:                    ) 
12. Mask 3: kontakthuller_soi (neg AZ process) 
13. RIE nitrid 500 Å, jt_nitr4 90 s. 
14. Strip resist (fig. d) 
15. Piranha + dep. 2000 Å TEOS       (Test wafer:                    ) 
16. +anneal 1000 °C 20 min      (Test wafer:                    ) 
17. +dep 100 Å sirich (3 min)     (Test wafer:                    ) 
18. Mask 4: cant&kanal_soi 
19. RIE ni jt_nitr4 1 min (100 Å) 
20. BHF TEOS 4 min (2000 Å) 
21. RIE ni jt_nitr4 90 s (500 Å) 
22. RIE oxid pra_sio2 (360 Å/min) 15 min (4000 Å) 
23. Strip resist (fig. e) 
24. KOH 40 min (fig. f)   (udbøjning:                       ) 
25. Strip oxid BHF 7 min (fig. g)  (udbøjning:                       ) 
26. piranha 
27. Dep 1000 Å sirich (22 min) (fig. h)  (udbøjning:                       ) 
28. RIE jt_nitr3 4 min (1000 Å) (fig. i) (udbøjning:                       ) 
RIE stop på oxid? 
29. BHF 3 min. Strip TEOS oxide on top of cantilever (fig. j) 
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30. Metal dep Ti/Au 50/2000 
31. Mask 5: metal_soi (neg AZ process) 
32. Etch au 
33. Etch ti; BHF dip 
34. Strip resist (no ultrasonic aggitation) 
(fig.k)
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Process sequence II, SOI 
 
single side polished wafers+soi 
Test of ‘front’ process, masks: soichip and DNA_chip(jt) 
 
1. 4000 Å wet oxide 
2. 2200 Å poly (fig. a) 
3. Implant 6.6⋅1014 P, 40 keV 
4. 7-up 
5. Mask 1: resistor_soi 
6. RIE poly+oxid: aniso ~1 min+ pra_sio2 15 min 
7. Strip resist (fig. b) 
8. Mask 2: implant   2.2 µm 
9. Implant 6.6⋅1015 P, 40 keV 
10. Strip resist, acetone+plasma 
11. Piranha + deposit 1000 Å LPCVD ni (22 min) (fig. c)  (Test wafer:                    ) 
12. Mask 3: kontakthuller_soi (neg AZ process) 
13. RIE nitrid 1000 Å, jt_nitr4 (ikke nitr3!) 150 s 
14. Strip resist (fig. d) 
15. Piranha + dep. 4000 Å TEOS (40 min)      (Test wafer:                    ) 
16. +anneal 1000 °C 20 min      (Test wafer:                    ) 
17. +dep 100 Å sirich (3 min) skipped! (RIE in step 20) (Test wafer:                    ) 
18. Mask 4: cant&kanal_soi  2.2 µm resist 
19. RIE ni jt_nitr4 1 min (100 Å) 
20. BHF   RIE TEOS: pra_sio2 15 min (4000 Å) 
21. RIE ni ab_aniso ~150 s (1000 Å)  (endpoint?)  
22. RIE oxid pra_sio2 (360 Å/min) 15 min (4000 Å) 
23. Strip resist (fig. e) 
24. KOH 45 min (fig. f)   (udbøjning:                       )  ÷ bubbler! 
25. 7-up + HCl (?)    (udbøjning:                       ) 
26. piranha 
27. Dep 2000 Å sirich (44 min) (fig. g)  (udbøjning:                       ) 
28. RIE jt_nitr3 6 min (2000 Å) (fig. h) (udbøjning:                       ) 
RIE stop på oxid? 
29. BHF 5 min. Strip TEOS oxide on top of cantilever (fig. i) 
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30. Metal dep Ti/Au 50/2000 
31. Mask 5: metal_soi (neg AZ process)(SU-8? soi1: metal i kanaler nogle steder) 
32. Etch au 
33. Etch ti; BHF dip (fumehood cleanroom 2) 
34. Strip resist (no ultrasonic aggitation) (fig. j) + piranha 
 
a) Grow oxide and deposit LPCVD silicon
b) RIE silicon and oxide. Implantation
c) Deposit LPCVD silicon nitride
d) Open contact holes with RIE
e) Deposit LPCVD TEOS. Define cantilever with RIE
f) KOH etch
g) Deposit LPCVD silicon nitride
h) RIE silicon nitride
i) Strip oxide
j) Define metal wiring
 
 
 
